ronak66 / Direct-Mapped-CacheLinks
Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
☆14Updated 6 years ago
Alternatives and similar repositories for Direct-Mapped-Cache
Users that are interested in Direct-Mapped-Cache are comparing it to the libraries listed below
Sorting:
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- ☆20Updated 2 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆33Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- ☆52Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- BlackParrot on Zynq☆41Updated 3 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- ☆28Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆14Updated 2 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 3 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago