Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
☆14Dec 29, 2018Updated 7 years ago
Alternatives and similar repositories for Direct-Mapped-Cache
Users that are interested in Direct-Mapped-Cache are comparing it to the libraries listed below
Sorting:
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- UVM☆13Mar 16, 2020Updated 5 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- ARM's GCC Sample Code☆14Apr 1, 2013Updated 12 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Learning materials for Stanford Compiler course : CS143☆18Oct 19, 2021Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- ☆13May 5, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆26Mar 24, 2025Updated 11 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- ☆11May 30, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆46Sep 30, 2025Updated 5 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year