Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
☆15Dec 29, 2018Updated 7 years ago
Alternatives and similar repositories for Direct-Mapped-Cache
Users that are interested in Direct-Mapped-Cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Compares sets of followers and following on instagram☆11Sep 8, 2024Updated last year
- Synthesizable and Parameterized Cache Controller in Verilog☆47Jun 13, 2023Updated 2 years ago
- ☆12Sep 17, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC V core implementation using Verilog.☆30Mar 27, 2021Updated 5 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- Various caches written in Verilog-HDL☆131Apr 24, 2015Updated 11 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆29Apr 23, 2023Updated 3 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆33Apr 7, 2026Updated last month
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 5 months ago
- ☆46Apr 1, 2026Updated last month
- ☆33Nov 25, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Scripts to parse "citations page" of Google Scholar☆18Oct 8, 2015Updated 10 years ago
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- ☆18Jun 3, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- BCQ tutorial for transformers☆16Jul 17, 2023Updated 2 years ago
- ☆10Jun 7, 2022Updated 3 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- Verilog Configurable Cache☆198Updated this week
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- ☆17Updated this week
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- A curated list of research in machine learning system. I also summarize some papers if I think they are really interesting.☆10Nov 6, 2021Updated 4 years ago