Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
☆14Dec 29, 2018Updated 7 years ago
Alternatives and similar repositories for Direct-Mapped-Cache
Users that are interested in Direct-Mapped-Cache are comparing it to the libraries listed below
Sorting:
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated 11 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 3 months ago
- ☆46Sep 30, 2025Updated 5 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Hardware designs for fault detection☆20Apr 13, 2020Updated 5 years ago
- Scripts to parse "citations page" of Google Scholar☆18Oct 8, 2015Updated 10 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- ☆18Jun 3, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- BCQ tutorial for transformers☆17Jul 17, 2023Updated 2 years ago
- ☆10Jun 7, 2022Updated 3 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- ☆16Mar 13, 2026Updated last week
- Project repository for creating padding machines for Tor to defend against website fingerprinting☆23Nov 26, 2020Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- A curated list of research in machine learning system. I also summarize some papers if I think they are really interesting.☆11Nov 6, 2021Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆15Jun 23, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年计算机系体结构实验☆14Mar 14, 2022Updated 4 years ago