Kogge-Stone Adder in Verilog
☆16Nov 19, 2021Updated 4 years ago
Alternatives and similar repositories for ksa
Users that are interested in ksa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Quadratic-programming-based robot controllers☆17Feb 12, 2020Updated 6 years ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆27Mar 5, 2026Updated last month
- Library of FPGA architectures☆31Mar 9, 2026Updated last month
- SNN on FPGA☆13Apr 26, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 8 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆61Jan 30, 2026Updated 2 months ago
- ☆10Feb 3, 2017Updated 9 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 5 years ago
- ☆13Oct 1, 2020Updated 5 years ago
- Functionality for modifying Julia package registry files☆12Mar 4, 2026Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Aug 8, 2017Updated 8 years ago
- Simple cache design implementation in verilog☆56Nov 20, 2023Updated 2 years ago
- ☆20Apr 7, 2021Updated 5 years ago
- Error-free transformations are used to get results with extra accuracy.☆15Jan 20, 2025Updated last year
- True Random Number Generator core implemented in Verilog.☆83Oct 8, 2020Updated 5 years ago
- Interactive side-bar feature for leaf based init.el☆12Dec 30, 2025Updated 3 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Mode-line stopwatch in Emacs☆12Aug 27, 2019Updated 6 years ago
- Any-Precision Deep Neural Networks (AAAI 2021)☆62May 2, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Finite Element tools in Julia: Meshing of medical images☆11Apr 18, 2025Updated 11 months ago
- ☆14Apr 22, 2014Updated 11 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- This is the CoNNear human auditory periphery model that simulates cochlear, IHC and AN processing across the human hearing range.☆25Feb 21, 2024Updated 2 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆13Nov 11, 2023Updated 2 years ago
- Large Language-and-Vision Assistant for BioMedicine, built towards multimodal GPT-4 level capabilities.☆10Nov 29, 2023Updated 2 years ago
- Common Lisp implementation of (grid restrained) Nelder-Mead☆14Jan 26, 2018Updated 8 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆12Mar 26, 2023Updated 3 years ago
- Efficient endianness conversion for SBCL☆20Jun 8, 2024Updated last year
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Mar 19, 2023Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- VTK based visualization for Julia☆10Jun 16, 2025Updated 9 months ago
- ☆12Apr 5, 2021Updated 5 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago