Kogge-Stone Adder in Verilog
☆17Nov 19, 2021Updated 4 years ago
Alternatives and similar repositories for ksa
Users that are interested in ksa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Enables one Django project to authenticate via a second Django project ***SEEKING CONTRIBUTORS***☆11May 25, 2022Updated 4 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- This project is an adaptation for ATRI based on the original open-llm-vtuber project.☆17Mar 16, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Feb 3, 2017Updated 9 years ago
- Notifications made easy for backend and frontend developers☆14Dec 8, 2022Updated 3 years ago
- Finite Element tools in Julia: Meshing of medical images☆10Apr 18, 2025Updated last year
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Functionality for modifying Julia package registry files☆11Apr 10, 2026Updated 3 months ago
- Library of FPGA architectures☆34Aug 3, 2026Updated last week
- ☆18Aug 8, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Error-free transformations are used to get results with extra accuracy.☆15May 27, 2026Updated 2 months ago
- ☆14Aug 21, 2019Updated 6 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Interactive side-bar feature for leaf based init.el☆12May 16, 2026Updated 2 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Lazy forms in Common Lisp☆11Aug 31, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- FreeCAD models from my german and english Youtube channel☆15Oct 9, 2016Updated 9 years ago
- ☆13Nov 11, 2023Updated 2 years ago
- Large Language-and-Vision Assistant for BioMedicine, built towards multimodal GPT-4 level capabilities.☆10Nov 29, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- ☆12Mar 26, 2023Updated 3 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated 2 years ago
- Artifact for IPDPS'21: DSXplore: Optimizing Convolutional Neural Networks via Sliding-Channel Convolutions.☆13Apr 6, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VTK based visualization for Julia☆10Jun 16, 2025Updated last year
- FMCW Radar verilog project☆35Jun 15, 2020Updated 6 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Implementation of Sobel Filter in Verilog☆28Mar 10, 2017Updated 9 years ago
- Delta RepRap☆10May 29, 2024Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆18Jun 25, 2026Updated last month
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago