Kogge-Stone Adder in Verilog
☆16Nov 19, 2021Updated 4 years ago
Alternatives and similar repositories for ksa
Users that are interested in ksa are comparing it to the libraries listed below
Sorting:
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Quadratic-programming-based robot controllers☆17Feb 12, 2020Updated 6 years ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆26Mar 5, 2026Updated 2 weeks ago
- Library of FPGA architectures☆31Mar 9, 2026Updated last week
- ☆10Feb 3, 2017Updated 9 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- Functionality for modifying Julia package registry files☆12Mar 4, 2026Updated 2 weeks ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆82Oct 8, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Interactive side-bar feature for leaf based init.el☆12Dec 30, 2025Updated 2 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Mode-line stopwatch in Emacs☆12Aug 27, 2019Updated 6 years ago
- Any-Precision Deep Neural Networks (AAAI 2021)☆62May 2, 2020Updated 5 years ago
- Finite Element tools in Julia: Meshing of medical images☆11Apr 18, 2025Updated 11 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- This is the CoNNear human auditory periphery model that simulates cochlear, IHC and AN processing across the human hearing range.☆25Feb 21, 2024Updated 2 years ago
- Lazy forms in Common Lisp☆11Aug 31, 2020Updated 5 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆13Nov 11, 2023Updated 2 years ago
- Large Language-and-Vision Assistant for BioMedicine, built towards multimodal GPT-4 level capabilities.☆10Nov 29, 2023Updated 2 years ago
- Common Lisp implementation of (grid restrained) Nelder-Mead☆14Jan 26, 2018Updated 8 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- ☆12Mar 26, 2023Updated 2 years ago
- Efficient endianness conversion for SBCL☆20Jun 8, 2024Updated last year
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Mar 19, 2023Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- VTK based visualization for Julia☆10Jun 16, 2025Updated 9 months ago
- An implementation of a hash-set.☆18Dec 1, 2024Updated last year
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Artifact for IPDPS'21: DSXplore: Optimizing Convolutional Neural Networks via Sliding-Channel Convolutions.☆13Apr 6, 2021Updated 4 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- Delta RepRap☆10May 29, 2024Updated last year
- FMCW Radar verilog project☆34Jun 15, 2020Updated 5 years ago
- ☆15May 16, 2020Updated 5 years ago