jeremytregunna / ksaLinks
Kogge-Stone Adder in Verilog
☆16Updated 4 years ago
Alternatives and similar repositories for ksa
Users that are interested in ksa are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆100Updated last week
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆53Updated 8 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆183Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆37Updated 8 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Verilog digital signal processing components☆161Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆195Updated 5 years ago
- An overview of TL-Verilog resources and projects☆82Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- ☆218Updated 9 months ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 9 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆141Updated 6 years ago