Kogge-Stone Adder in Verilog
☆17Nov 19, 2021Updated 4 years ago
Alternatives and similar repositories for ksa
Users that are interested in ksa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quadratic-programming-based robot controllers☆16Feb 12, 2020Updated 6 years ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 8 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Example OpenRISC backend☆19Apr 6, 2012Updated 14 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Notifications made easy for backend and frontend developers☆14Dec 8, 2022Updated 3 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- Finite Element tools in Julia: Meshing of medical images☆10Apr 18, 2025Updated last year
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Functionality for modifying Julia package registry files☆11Apr 10, 2026Updated 3 months ago
- Library of FPGA architectures☆33Jun 29, 2026Updated 3 weeks ago
- ☆14Aug 21, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆85Oct 8, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆14Apr 22, 2014Updated 12 years ago
- Lazy forms in Common Lisp☆11Aug 31, 2020Updated 5 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Audio pass-through STM32F769I-Discovery Line in buffer copied to Line out☆26Sep 22, 2022Updated 3 years ago
- ☆12Apr 5, 2021Updated 5 years ago
- This is the CoNNear human auditory periphery model that simulates cochlear, IHC and AN processing across the human hearing range.☆26Feb 21, 2024Updated 2 years ago
- FreeCAD models from my german and english Youtube channel☆15Oct 9, 2016Updated 9 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Large Language-and-Vision Assistant for BioMedicine, built towards multimodal GPT-4 level capabilities.☆10Nov 29, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- An implementation of a hash-set.☆18Dec 1, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Make docker compose wait for container dependencies being ready☆22Jan 12, 2020Updated 6 years ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆27Mar 5, 2026Updated 4 months ago
- ☆12Mar 26, 2023Updated 3 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated 2 years ago
- Artifact for IPDPS'21: DSXplore: Optimizing Convolutional Neural Networks via Sliding-Channel Convolutions.☆13Apr 6, 2021Updated 5 years ago
- FMCW Radar verilog project☆35Jun 15, 2020Updated 6 years ago