ash-olakangal / RISC-V-ProcessorLinks
Verilog implementation of multi-stage 32-bit RISC-V processor
☆115Updated 4 years ago
Alternatives and similar repositories for RISC-V-Processor
Users that are interested in RISC-V-Processor are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆52Updated last year
- Basic RISC-V Test SoC☆138Updated 6 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆262Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆44Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆139Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆140Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆105Updated 3 years ago
- A simple RISC V core for teaching☆193Updated 3 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- Verilog HDL files☆146Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- RISC-V microcontroller IP core developed in Verilog☆176Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- A Single Cycle Risc-V 32 bit CPU☆49Updated 2 years ago
- 100 Days of RTL☆386Updated 11 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆135Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆134Updated 3 years ago
- Verilog UART☆177Updated 12 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆88Updated 2 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆112Updated 2 months ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago