ash-olakangal / RISC-V-Processor
Verilog implementation of multi-stage 32-bit RISC-V processor
☆74Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Processor
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆111Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆47Updated 2 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Opensource DDR3 Controller☆212Updated this week
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆125Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆80Updated 6 months ago
- Basic RISC-V Test SoC☆104Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆36Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆118Updated 4 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- An overview of TL-Verilog resources and projects☆72Updated 8 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆212Updated 3 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆140Updated 4 months ago
- Verilog HDL files☆100Updated 5 months ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆128Updated 8 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆90Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month