Verilog implementation of multi-stage 32-bit RISC-V processor
☆182Nov 2, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V-Processor
Users that are interested in RISC-V-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 bit RISC-V CPU implementation in Verilog☆36Feb 9, 2022Updated 4 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- RV64IMAC modelling using System Verilog HDL☆28Aug 15, 2026Updated 2 months ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆392Jan 12, 2018Updated 8 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- Processor repo☆60Dec 19, 2013Updated 12 years ago
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- This repository contains a curated list of research internships for the summer or post-summer of 2025.☆12Jan 6, 2025Updated last year
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆30Mar 16, 2025Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆160Jul 17, 2022Updated 4 years ago
- Design of a 16-Bit CPU using Verilog☆47Jun 11, 2019Updated 7 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆153Dec 2, 2019Updated 6 years ago
- A simple RISC-V CPU written in Verilog.☆73Mar 16, 2026Updated 7 months ago
- ☆11Mar 12, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Verilog implementation of various types of CPUs☆92Sep 27, 2019Updated 7 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago