MatejGomboc / Verilog-I2S-Transciever
I2S transciever implemented in Verilog HDL
☆27Updated 7 years ago
Alternatives and similar repositories for Verilog-I2S-Transciever:
Users that are interested in Verilog-I2S-Transciever are comparing it to the libraries listed below
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- VHDL Modules☆24Updated 9 years ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- Audio controller (I2S, SPDIF, DAC)☆82Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB 2.0 Device IP Core☆60Updated 7 years ago
- UART 16550 core☆33Updated 10 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆31Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- ☆15Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Portable HyperRAM controller☆54Updated 2 months ago
- ☆17Updated 3 years ago