MatejGomboc / Verilog-I2S-TranscieverLinks
I2S transciever implemented in Verilog HDL
☆32Updated 8 years ago
Alternatives and similar repositories for Verilog-I2S-Transciever
Users that are interested in Verilog-I2S-Transciever are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆92Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆61Updated 5 years ago
- MIPI DSI controller☆83Updated 3 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Nitro USB FPGA core☆86Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Updated 5 years ago