MatejGomboc / Verilog-I2S-Transciever
I2S transciever implemented in Verilog HDL
☆25Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog-I2S-Transciever
- Small (Q)SPI flash memory programmer in Verilog☆55Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆75Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- DisplayPort IP-core☆50Updated 2 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆32Updated 3 years ago
- VHDL Modules☆23Updated 9 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆61Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆25Updated 5 years ago
- Nitro USB FPGA core☆83Updated 8 months ago