MatejGomboc / Verilog-I2S-Transciever
I2S transciever implemented in Verilog HDL
☆30Updated 7 years ago
Alternatives and similar repositories for Verilog-I2S-Transciever:
Users that are interested in Verilog-I2S-Transciever are comparing it to the libraries listed below
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Audio controller (I2S, SPDIF, DAC)☆83Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- ☆15Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- Wishbone controlled I2C controllers☆48Updated 5 months ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Verilog wishbone components☆114Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Verilog SPI master and slave☆53Updated 9 years ago