MatejGomboc / Verilog-I2S-Transciever
I2S transciever implemented in Verilog HDL
☆29Updated 7 years ago
Alternatives and similar repositories for Verilog-I2S-Transciever:
Users that are interested in Verilog-I2S-Transciever are comparing it to the libraries listed below
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 4 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- Audio controller (I2S, SPDIF, DAC)☆82Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆44Updated 9 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- ☆15Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆67Updated 2 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago