I2S transciever implemented in Verilog HDL
☆34Oct 11, 2017Updated 8 years ago
Alternatives and similar repositories for Verilog-I2S-Transciever
Users that are interested in Verilog-I2S-Transciever are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- i2s core, with support for both transmit and receive☆32May 24, 2018Updated 8 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆16Mar 26, 2026Updated 2 months ago
- CHEAPEST USB ASYNC AUDIO USING STM32F401RB☆30Mar 17, 2024Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆97Sep 1, 2019Updated 6 years ago
- 使用stm32f103系列实现的异步声卡，增加了CPLD外部时钟源（不再更新）☆11Feb 8, 2020Updated 6 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Blink demo for GOWIN FPGA dev kit DK-START-GW1N4☆12Oct 8, 2018Updated 7 years ago
- FPGA-Based USB-Input Audio Digital to Analogue Converter☆17Jun 11, 2021Updated 5 years ago
- ☆26Jun 7, 2020Updated 6 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A high-performance DIY audio DAC☆22Aug 16, 2020Updated 5 years ago
- SHARC Audio Module Bare Metal SDK☆16Aug 23, 2019Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Mar 16, 2026Updated 3 months ago
- USB serial device (CDC-ACM)☆47Jun 28, 2020Updated 5 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆31Mar 4, 2023Updated 3 years ago
- ☆19Feb 10, 2016Updated 10 years ago
- A collection of embedded C code packaged into a library of reusable components and starter examples designed to facilitate customers’ eas…☆27Sep 23, 2024Updated last year
- 24-bit Stereo Audio DAC for Raspberry Pi☆60Jan 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last month
- ESP32 code for ESP32-A1S. Audio DSP experiments.☆21May 28, 2020Updated 6 years ago
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆39Aug 15, 2020Updated 5 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 7 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 3 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆13Mar 21, 2024Updated 2 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago