viralgokani / 8PointDCT_Verilog
Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using V…
☆22Updated 9 years ago
Alternatives and similar repositories for 8PointDCT_Verilog:
Users that are interested in 8PointDCT_Verilog are comparing it to the libraries listed below
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆36Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- ☆50Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- ☆25Updated 3 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- Sample UVM code for axi ram dut☆32Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆21Updated 5 years ago
- Implementation of the PCIe physical layer☆37Updated 3 months ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- APB to I2C☆40Updated 10 years ago
- ☆19Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago