Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using V…
☆26May 5, 2015Updated 10 years ago
Alternatives and similar repositories for 8PointDCT_Verilog
Users that are interested in 8PointDCT_Verilog are comparing it to the libraries listed below
Sorting:
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆15Sep 2, 2022Updated 3 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- This page contains supplementary material for our paper entitled "COMPLEXITY ANALYSIS OF NEXT-GENERATION VVC ENCODING AND DECODING"☆18May 22, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Simple AlexNet forward path implementation in Matlab☆25Nov 8, 2021Updated 4 years ago
- An i2c master controller implemented in Verilog☆33Jul 26, 2017Updated 8 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆32Oct 11, 2017Updated 8 years ago
- ☆13Jan 28, 2026Updated last month
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- 基于hanny的友情链接插件做修改，使其在Material Theme中保持原有风格☆11Sep 23, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆12Mar 23, 2018Updated 7 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- 迷宫小车-stm32☆10Sep 8, 2020Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated 2 weeks ago
- My DirectX 11 MLAA & SMAA implementation☆12Jun 9, 2020Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- This repository contains FPGA code for various projects like Lighthouse Tracking as well as some IP cores. The repository is board-indepe…☆14Sep 8, 2021Updated 4 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago