Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using V…
☆26May 5, 2015Updated 11 years ago
Alternatives and similar repositories for 8PointDCT_Verilog
Users that are interested in 8PointDCT_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago
- AES-based-on-FPGA developed by verilog.☆22Apr 23, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- This repository contains FPGA code for various projects like Lighthouse Tracking as well as some IP cores. The repository is board-indepe…☆14Sep 8, 2021Updated 5 years ago
- Autocorrelation and cross-correlation signal☆12Oct 19, 2020Updated 5 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 10 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- I2S transciever implemented in Verilog HDL☆34Oct 11, 2017Updated 9 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 9 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Simple AlexNet forward path implementation in Matlab☆26Nov 8, 2021Updated 4 years ago
- ☆10Oct 25, 2022Updated 3 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- mirror of git://source.ffmpeg.org/ffmpeg.git☆27Updated this week
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆43Jun 27, 2021Updated 5 years ago
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆37Jan 12, 2021Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Sep 9, 2026Updated last month
- ☆17Oct 3, 2016Updated 10 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 7 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago