viralgokani / 8PointDCT_Verilog
Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using V…
☆21Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for 8PointDCT_Verilog
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- AXI Interconnect☆46Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆46Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- H264视频解码verilog实现☆78Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- ☆34Updated 9 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- AXI总线连接器☆91Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- ☆16Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- ☆33Updated 2 years ago
- ☆20Updated 5 years ago
- ☆21Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago