somyadashora / AMBA-AXI4-LiteView external linksLinks
Master and Slave made using AMBA AXI4 Lite protocol.
☆31Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below
Sorting:
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆14May 8, 2018Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆39Oct 3, 2025Updated 4 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- AXI4 BFM in Verilog☆35Dec 13, 2016Updated 9 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- An unofficial PlantUML theme for HSL☆10Dec 27, 2018Updated 7 years ago
- ☆11Sep 26, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- uvm AXI BFM(bus functional model)☆265Jun 23, 2013Updated 12 years ago
- Using Software Designed Radio to transmit & receive FM signal☆48Apr 2, 2018Updated 7 years ago
- RotorS is a UAV gazebo simulator☆10Oct 31, 2015Updated 10 years ago
- Implementation of a HDMI Source/Sink Modules in MyHDL (http://www.myhdl.org/)☆11Aug 22, 2016Updated 9 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- SSLsplit for OpenWRT. Makefile + Sources☆12May 6, 2020Updated 5 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated 2 weeks ago