somyadashora / AMBA-AXI4-Lite
Master and Slave made using AMBA AXI4 Lite protocol.
☆24Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for AMBA-AXI4-Lite
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- AXI Interconnect☆46Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- Verification IP for APB protocol☆56Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆73Updated last year
- Sample UVM code for axi ram dut☆29Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- Verification IP for I2C protocol☆37Updated 3 years ago
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- ☆36Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- SystemVerilog VIP for AMBA APB protocol☆67Updated 3 years ago
- ☆16Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆16Updated 8 months ago
- ☆17Updated 9 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- AMBA 3 AHB UVM TB☆34Updated 5 years ago
- Maven Silicon Project☆18Updated 6 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago