somyadashora / AMBA-AXI4-LiteLinks
Master and Slave made using AMBA AXI4 Lite protocol.
☆30Updated 5 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆53Updated 4 years ago
- Verification IP for APB protocol☆71Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- AXI4 BFM in Verilog☆34Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- VIP for AXI Protocol☆155Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆99Updated 2 years ago
- ☆50Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- ☆38Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆26Updated 4 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆20Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- SystemVerilog VIP for AMBA APB protocol☆79Updated 3 years ago