Master and Slave made using AMBA AXI4 Lite protocol.
☆31Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆141May 14, 2021Updated 5 years ago
- ☆15May 8, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 2 months ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆24May 23, 2026Updated 3 weeks ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Apr 21, 2019Updated 7 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- A boilerplate for a freeCodeCamp project.☆19Jun 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- SDRAM controller with AXI4 interface☆104Aug 8, 2019Updated 6 years ago
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- This course walks you through the Linux OS commands and usage.☆21Sep 26, 2022Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- Wishbone is an algorithm to align cells along developmental trajectories with branches☆20May 14, 2020Updated 6 years ago
- 一生一芯项目☆19Oct 28, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆19Aug 11, 2022Updated 3 years ago
- FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory)☆14Sep 21, 2022Updated 3 years ago
- uvm AXI BFM(bus functional model)☆270Jun 23, 2013Updated 12 years ago
- General Purpose AXI Direct Memory Access☆71May 12, 2024Updated 2 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago