somyadashora / AMBA-AXI4-Lite
Master and Slave made using AMBA AXI4 Lite protocol.
☆22Updated 3 years ago
Related projects: ⓘ
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- Verification IP for APB protocol☆55Updated 3 years ago
- AXI Interconnect☆44Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 5 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆33Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆24Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆15Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆52Updated 11 months ago
- Verification IP for I2C protocol☆36Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆62Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆19Updated 2 years ago
- Maven Silicon Project☆16Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆27Updated 4 years ago
- Sample UVM code for axi ram dut☆27Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆13Updated 6 years ago
- Verification IP for APB protocol☆23Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆21Updated 5 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆33Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆40Updated 4 months ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- SystemVerilog VIP for AMBA APB protocol☆65Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- UVM resource from github, run simulation use YASAsim flow☆24Updated 4 years ago
- ☆14Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- ☆18Updated 9 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago