somyadashora / AMBA-AXI4-LiteLinks
Master and Slave made using AMBA AXI4 Lite protocol.
☆26Updated 4 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆52Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- UART design in SV and verification using UVM and SV☆47Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- SystemVerilog VIP for AMBA APB protocol☆78Updated 3 years ago
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- ☆47Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- VIP for AXI Protocol☆148Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- ☆26Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆35Updated 5 years ago
- Sample UVM code for axi ram dut☆36Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago