somyadashora / AMBA-AXI4-LiteLinks
Master and Slave made using AMBA AXI4 Lite protocol.
☆26Updated 4 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆49Updated 3 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Sample UVM code for axi ram dut☆34Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- ☆20Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- ☆25Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆12Updated 6 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago