Master and Slave made using AMBA AXI4 Lite protocol.
☆31Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆140May 14, 2021Updated 4 years ago
- ☆15May 8, 2018Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆33Feb 7, 2025Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- ☆16Apr 21, 2019Updated 6 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- A boilerplate for a freeCodeCamp project.☆19Jun 3, 2024Updated last year
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SKILL Codes, PCell Creation☆19May 21, 2021Updated 4 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- This course walks you through the Linux OS commands and usage.☆20Sep 26, 2022Updated 3 years ago
- Wishbone is an algorithm to align cells along developmental trajectories with branches☆20May 14, 2020Updated 5 years ago
- General Purpose AXI Direct Memory Access☆64May 12, 2024Updated last year
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory)☆14Sep 21, 2022Updated 3 years ago
- uvm AXI BFM(bus functional model)☆267Jun 23, 2013Updated 12 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Aug 11, 2022Updated 3 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- 一生一芯项目☆19Oct 28, 2023Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 5 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆53Jul 4, 2020Updated 5 years ago