somyadashora / AMBA-AXI4-LiteLinks
Master and Slave made using AMBA AXI4 Lite protocol.
☆26Updated 4 years ago
Alternatives and similar repositories for AMBA-AXI4-Lite
Users that are interested in AMBA-AXI4-Lite are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆51Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆53Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 6 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- This is the repository for the IEEE version of the book☆67Updated 4 years ago
- ☆47Updated 4 years ago
- ☆20Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆55Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago
- round robin arbiter☆74Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago