☆13Apr 1, 2017Updated 9 years ago
Alternatives and similar repositories for Last-Level-Cache-Simulator
Users that are interested in Last-Level-Cache-Simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- ☆30Jul 27, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆47Apr 11, 2017Updated 9 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- internship☆10Sep 1, 2017Updated 9 years ago
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- Fan control for Macs running Linux☆22Sep 11, 2025Updated last year
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- face detection using classical Viola-Jones method☆16May 3, 2017Updated 9 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- Repository of the youtube channel 1.21 Gigawatts☆17May 8, 2020Updated 6 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆15Dec 29, 2018Updated 7 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago