☆13Apr 1, 2017Updated 8 years ago
Alternatives and similar repositories for Last-Level-Cache-Simulator
Users that are interested in Last-Level-Cache-Simulator are comparing it to the libraries listed below
Sorting:
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- internship☆10Sep 1, 2017Updated 8 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Fan control for Macs running Linux☆20Sep 11, 2025Updated 6 months ago
- ☆11Jul 14, 2021Updated 4 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- face detection using classical Viola-Jones method☆16May 3, 2017Updated 8 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- Repository of the youtube channel 1.21 Gigawatts☆17May 8, 2020Updated 5 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆12Aug 21, 2023Updated 2 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- File compression library | Shennon | Fano | Huffman | Bigram Huffman | Adaptive Huffman | Arithmetic coding☆13May 10, 2020Updated 5 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Dec 29, 2018Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆39Jun 24, 2020Updated 5 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 7 years ago
- 同花顺Python数据接口☆32Updated this week
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- Multi-platform topology-aware memory management library☆13Apr 23, 2020Updated 5 years ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆13Jul 9, 2022Updated 3 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆12Oct 6, 2017Updated 8 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago