barbedo / verilog-book
Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆19Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-book
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- UART models for cocotb☆23Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- ☆52Updated last year
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- Static Timing Analysis Full Course☆43Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- ☆10Updated 4 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆22Updated 3 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- ☆16Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆50Updated 4 years ago