barbedo / verilog-bookLinks
Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆22Updated 7 years ago
Alternatives and similar repositories for verilog-book
Users that are interested in verilog-book are comparing it to the libraries listed below
Sorting:
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- ☆41Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- ☆41Updated last year
- ☆39Updated last year
- PCI bridge☆18Updated 10 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆12Updated 2 months ago
- ☆17Updated 2 years ago