Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆25Jun 5, 2018Updated 8 years ago
Alternatives and similar repositories for verilog-book
Users that are interested in verilog-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆66Nov 25, 2020Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆29Mar 22, 2012Updated 14 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- ☆21Oct 20, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The Orange Cartridge, an FPGA cartridge for the C64/C128☆21Sep 24, 2023Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- All About HDL☆40Aug 21, 2019Updated 6 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Eagle files for a STM32F4-DISCOVERY breakout board.☆11Oct 16, 2015Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This a a Diagnostics Harness for the Commodore VIC-20.☆25Jul 26, 2023Updated 2 years ago
- Brendan's repo for interesting SQL☆13Feb 27, 2020Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- ☆10Aug 19, 2018Updated 7 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆49Feb 22, 2022Updated 4 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- ☆10Nov 3, 2020Updated 5 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Fork: DO NOT SUBMIT PULL REQS/BUG REPORTS HERE☆14Jan 9, 2013Updated 13 years ago
- DEC VAX-11/750 CPU RTL Model☆16Nov 24, 2025Updated 6 months ago
- learning VHDL☆12Jul 1, 2014Updated 11 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆18May 5, 2026Updated last month
- KWin Script: No border on maximized windows☆11Sep 8, 2015Updated 10 years ago
- ☆14Dec 17, 2024Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago