Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆25Jun 5, 2018Updated 8 years ago
Alternatives and similar repositories for verilog-book
Users that are interested in verilog-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- example code for the logi-boards from pong chu HDL book☆29Sep 4, 2015Updated 10 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆66Nov 25, 2020Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- ☆21Oct 20, 2025Updated 8 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The Orange Cartridge, an FPGA cartridge for the C64/C128☆21Sep 24, 2023Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- All About HDL☆40Aug 21, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This a a Diagnostics Harness for the Commodore VIC-20.☆25Jul 26, 2023Updated 2 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Brendan's repo for interesting SQL☆13Feb 27, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆10Aug 19, 2018Updated 7 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆52Feb 22, 2022Updated 4 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- ☆12Feb 22, 2021Updated 5 years ago
- Sources of Tuned Simons' Basic☆46Feb 28, 2026Updated 4 months ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DEC VAX-11/750 CPU RTL Model☆16Nov 24, 2025Updated 7 months ago
- ☆14Dec 17, 2024Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- An emulation of the CHIP-8 that runs on the Commodore 64☆14Mar 3, 2018Updated 8 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago