Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆25Jun 5, 2018Updated 8 years ago
Alternatives and similar repositories for verilog-book
Users that are interested in verilog-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- example code for the logi-boards from pong chu HDL book☆29Sep 4, 2015Updated 10 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆67Nov 25, 2020Updated 5 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- All About HDL☆40Aug 21, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- The Orange Cartridge, an FPGA cartridge for the C64/C128☆21Sep 24, 2023Updated 2 years ago
- C64 core☆14Updated this week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- FPGA Games Gathered from GitHub in one place☆22Aug 19, 2022Updated 3 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 12 years ago
- Eagle files for a STM32F4-DISCOVERY breakout board.☆11Oct 16, 2015Updated 10 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- This a a Diagnostics Harness for the Commodore VIC-20.☆26Jul 26, 2023Updated 3 years ago
- repository for binary releases☆26Aug 9, 2022Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆53Feb 22, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- ☆10Aug 19, 2018Updated 7 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago