barbedo / verilog-book
Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
☆21Updated 6 years ago
Alternatives and similar repositories for verilog-book:
Users that are interested in verilog-book are comparing it to the libraries listed below
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆68Updated this week
- Wishbone interconnect utilities☆39Updated 2 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- ☆12Updated 9 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆17Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- UART models for cocotb☆28Updated 2 years ago
- ☆28Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆41Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- ☆12Updated 3 weeks ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago