adibis / Interrupt_Controller
An 8 input interrupt controller written in Verilog.
☆26Updated 13 years ago
Alternatives and similar repositories for Interrupt_Controller:
Users that are interested in Interrupt_Controller are comparing it to the libraries listed below
- System Verilog using Functional Verification☆10Updated last year
- Architectural design of data router in verilog☆29Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆16Updated last year
- ☆19Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- ☆43Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆22Updated 5 years ago
- ☆12Updated 2 weeks ago
- Maven Silicon Project☆17Updated 6 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆17Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Structured UVM Course☆40Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆20Updated 2 months ago
- UART design in SV and verification using UVM and SV☆43Updated 5 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago