adibis / Interrupt_ControllerLinks
An 8 input interrupt controller written in Verilog.
☆26Updated 13 years ago
Alternatives and similar repositories for Interrupt_Controller
Users that are interested in Interrupt_Controller are comparing it to the libraries listed below
Sorting:
- System Verilog using Functional Verification☆12Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆12Updated 2 months ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- ☆17Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- ☆43Updated 3 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆20Updated 2 years ago
- ☆16Updated last year
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Structured UVM Course☆41Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆36Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year