adibis / Interrupt_Controller
An 8 input interrupt controller written in Verilog.
☆25Updated 12 years ago
Alternatives and similar repositories for Interrupt_Controller:
Users that are interested in Interrupt_Controller are comparing it to the libraries listed below
- ☆12Updated this week
- Architectural design of data router in verilog☆28Updated 5 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆16Updated 10 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆16Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated 11 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- ☆17Updated 2 years ago
- DMA Hardware Description with Verilog☆12Updated 5 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- UVM and System Verilog Manuals☆39Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- ☆17Updated 9 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆14Updated 6 years ago
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- To design test bench of the APB protocol☆16Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆43Updated 11 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- Maven Silicon Project☆17Updated 6 years ago
- AMBA 3 AHB UVM TB☆32Updated 5 years ago