adibis / Interrupt_Controller
An 8 input interrupt controller written in Verilog.
☆25Updated 12 years ago
Related projects ⓘ
Alternatives and complementary repositories for Interrupt_Controller
- Architectural design of data router in verilog☆27Updated 4 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆16Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- ☆16Updated 7 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- ☆16Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- AXI Interconnect☆46Updated 3 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- AMBA 3 AHB UVM TB☆34Updated 5 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- ☆17Updated 9 years ago
- Maven Silicon Project☆18Updated 6 years ago
- ☆36Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆22Updated 5 years ago
- APB to I2C☆40Updated 10 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆71Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago