adibis / Interrupt_Controller
An 8 input interrupt controller written in Verilog.
☆25Updated 13 years ago
Alternatives and similar repositories for Interrupt_Controller:
Users that are interested in Interrupt_Controller are comparing it to the libraries listed below
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- System Verilog using Functional Verification☆10Updated 11 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆12Updated last month
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆19Updated 2 years ago
- ☆17Updated 9 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆16Updated last year
- UART design in SV and verification using UVM and SV☆41Updated 5 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- An UVM example of UART☆18Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆24Updated last month
- Maven Silicon Project☆17Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆22Updated 5 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 3 years ago
- ☆17Updated 2 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago