efabless / chipignite-resources
☆77Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for chipignite-resources
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- ☆107Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated last month
- ☆52Updated last year
- ☆45Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆73Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆154Updated 3 weeks ago
- ☆70Updated 2 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆143Updated 2 years ago
- Introductory course into static timing analysis (STA).☆66Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆134Updated 5 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- ☆52Updated last year
- ☆39Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Circuit Automatic Characterization Engine☆45Updated last week
- BAG framework☆41Updated 4 months ago
- KLayout technology files for Skywater SKY130☆38Updated last year