efabless / chipignite-resources
☆79Updated 2 years ago
Alternatives and similar repositories for chipignite-resources:
Users that are interested in chipignite-resources are comparing it to the libraries listed below
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated 2 weeks ago
- ☆110Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆45Updated 2 months ago
- Home of the open-source EDA course.☆35Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 7 months ago
- ☆75Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆66Updated 4 years ago
- ☆37Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆138Updated 2 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- ☆40Updated 3 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- BAG framework☆40Updated 8 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆112Updated last year
- Prefix tree adder space exploration library☆57Updated 4 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago