This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆17Jan 27, 2018Updated 8 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆72May 4, 2026Updated 5 months ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A posit arithmetic emulator.☆58Jun 23, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆401Mar 11, 2023Updated 3 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 6 months ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆50Dec 6, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 13 years ago
- ABCD formalism for linear optics in Julia: ray transfer matrices and Gaussian beam propagation☆11Sep 15, 2023Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- ☆15Jul 16, 2026Updated 2 months ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- An Arduino library for MAX7219 and MAX7221 Led display drivers Modified for hardware SPI. 20x speed increase☆12Nov 20, 2015Updated 10 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- YOLOv3 implementation in TensorFlow 2.0☆11Feb 19, 2020Updated 6 years ago
- experimental quantized net implementation in chainer☆11Oct 1, 2016Updated 10 years ago
- Simple test fpga bitcoin miner☆22May 2, 2020Updated 6 years ago
- PositNN - Framework for training and inference with neural nets usings posits☆21Aug 17, 2026Updated last month