ChenJianyunp / Posit32-2-exact-multiply-accumulator
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆16Updated 7 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator:
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆55Updated 2 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆56Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Next generation CGRA generator☆110Updated this week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- ☆15Updated 4 years ago
- ☆87Updated 9 months ago
- CNN accelerator☆28Updated 7 years ago
- ☆86Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- ☆53Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Falcon Merlin Compiler☆39Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago