This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆17Jan 27, 2018Updated 8 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- Probably correct posit prototype for python☆18Nov 23, 2019Updated 6 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog for Julia☆51Apr 18, 2017Updated 9 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 6 years ago
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 7 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 9 months ago
- Vector math library using RISC-V vector ISA via C intrinsic☆25Mar 27, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 2 years ago
- Optical Vortex beam can be generated from Spatial Light Modulators (SLM) by uploading required phase mask. This GUI based code can be use…☆10Aug 6, 2018Updated 7 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 12 years ago
- ☆14Feb 24, 2025Updated last year
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆17Feb 8, 2025Updated last year
- ☆22May 13, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- ☆36Nov 4, 2024Updated last year
- Directions for installing ICC compiler on Travis CI☆50Jan 25, 2020Updated 6 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Generic floating-point types in Python☆16Apr 18, 2026Updated last week