ChenJianyunp / Posit32-2-exact-multiply-accumulatorLinks
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆17Updated 7 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆57Updated 3 years ago
- Xilinx Unisim Library in Verilog☆87Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆66Updated 6 years ago
- Next generation CGRA generator☆116Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆88Updated this week
- ☆67Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- FPGA tool performance profiling☆103Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 weeks ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year