ChenJianyunp / Posit32-2-exact-multiply-accumulator
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆15Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Posit32-2-exact-multiply-accumulator
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated last year
- ☆15Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- ☆51Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- Next generation CGRA generator☆106Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆83Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆15Updated 7 years ago