ChenJianyunp / Posit32-2-exact-multiply-accumulatorLinks
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆17Updated 7 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below
Sorting:
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 11 months ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Next generation CGRA generator☆118Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- ☆90Updated 2 weeks ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- SRAM☆22Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last week
- ☆38Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆67Updated 3 years ago