ChenJianyunp / Posit32-2-exact-multiply-accumulatorLinks
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆16Updated 7 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆60Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆41Updated last month
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆19Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆36Updated 2 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CNN accelerator☆27Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆15Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated last year
- Next generation CGRA generator☆112Updated this week