ChenJianyunp / Posit32-2-exact-multiply-accumulator
This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2
☆16Updated 7 years ago
Alternatives and similar repositories for Posit32-2-exact-multiply-accumulator
Users that are interested in Posit32-2-exact-multiply-accumulator are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆57Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 10 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆58Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- ☆61Updated this week
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆55Updated 2 years ago
- CNN accelerator☆27Updated 7 years ago
- A home for Genesis2 sources.☆41Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- ☆15Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Next generation CGRA generator☆111Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago