rohinthram / avsd_opampLinks
Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
☆23Updated 3 years ago
Alternatives and similar repositories for avsd_opamp
Users that are interested in avsd_opamp are comparing it to the libraries listed below
Sorting:
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆174Updated 5 months ago
- ☆85Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆12Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University☆10Updated 2 years ago
- ☆117Updated this week
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆28Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆113Updated 2 months ago
- A python3 gm/ID starter kit☆61Updated this week
- Advanced integrated circuits 2023☆32Updated last year
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆13Updated 7 months ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆52Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆189Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆101Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- ☆187Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆177Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆24Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago