rohinthram / avsd_opamp
Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
☆19Updated 2 years ago
Alternatives and similar repositories for avsd_opamp
Users that are interested in avsd_opamp are comparing it to the libraries listed below
Sorting:
- Advanced integrated circuits 2023☆30Updated last year
- Solve one design problem each day for a month☆43Updated 2 years ago
- ☆79Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆155Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University☆10Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- A python3 gm/ID starter kit☆47Updated 8 months ago
- Static Timing Analysis Full Course☆54Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated 3 weeks ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆24Updated last year
- Home of the open-source EDA course.☆38Updated 2 months ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- ☆41Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- ☆11Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 8 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago