GuzTech / misatoLinks
RISC-V Processor written in Amaranth HDL
☆39Updated 3 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- ☆34Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆38Updated 3 years ago
- ☆70Updated 11 months ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago