GuzTech / misatoLinks
RISC-V Processor written in Amaranth HDL
☆39Updated 3 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- PicoRV☆44Updated 5 years ago
- ☆34Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- ☆70Updated last year
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆44Updated 6 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- ☆23Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago