GuzTech / misato
RISC-V Processor written in Amaranth HDL
☆36Updated 3 years ago
Alternatives and similar repositories for misato:
Users that are interested in misato are comparing it to the libraries listed below
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- PicoRV☆44Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- ☆32Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Small footprint and configurable SPI core☆41Updated last month
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- cocotb extension for nMigen☆16Updated 2 years ago
- ☆33Updated 2 years ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ☆40Updated 4 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated last year
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Naive Educational RISC V processor☆78Updated 4 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆28Updated 5 months ago
- ☆22Updated 2 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- ☆39Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated 3 weeks ago