RISC-V Processor written in Amaranth HDL
☆40Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- 8 bit CPU optimized for the constraints of tinytapeout☆12Sep 21, 2022Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- ☆18Nov 4, 2024Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad☆21Jan 12, 2013Updated 13 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 8 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- AVR Core☆12Jul 17, 2014Updated 12 years ago
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588] PDK repository☆14May 21, 2025Updated last year
- ☆11Dec 18, 2017Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- ☆68Mar 31, 2025Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- RISC-V 32-bit CPU written in amaranth (python-lib)☆14Sep 23, 2024Updated 2 years ago