GuzTech / misatoLinks
RISC-V Processor written in Amaranth HDL
☆39Updated 3 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- PicoRV☆43Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- USB virtual model in C++ for Verilog☆32Updated last year
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆31Updated last year
- ☆34Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Naive Educational RISC V processor☆89Updated last week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago