GuzTech / misatoLinks
RISC-V Processor written in Amaranth HDL
☆39Updated 3 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆32Updated last year
- PicoRV☆43Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆71Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- ☆34Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆53Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Nitro USB FPGA core☆85Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Exploring gate level simulation☆58Updated 7 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated this week
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated last week