GuzTech / misato
RISC-V Processor written in Amaranth HDL
☆36Updated 3 years ago
Alternatives and similar repositories for misato:
Users that are interested in misato are comparing it to the libraries listed below
- PicoRV☆44Updated 5 years ago
- ☆33Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Spen's Official OpenOCD Mirror☆48Updated last week
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆28Updated 6 months ago
- ☆22Updated 3 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- ☆36Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- Virtual development board for HDL design☆41Updated last year
- ☆44Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- A pipelined RISC-V processor☆51Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- sample VCD files☆36Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 2 weeks ago
- I want to learn [n]Migen.☆40Updated 5 years ago