RISC-V Processor written in Amaranth HDL
☆39Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 10, 2026Updated last week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Jun 5, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- ☆17Nov 4, 2024Updated last year
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 4 years ago
- ☆59Mar 31, 2025Updated 11 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 9 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- ☆59Jul 11, 2025Updated 8 months ago
- USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad☆21Jan 12, 2013Updated 13 years ago
- CoreScore☆172Nov 14, 2025Updated 4 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- ☆26Sep 3, 2025Updated 6 months ago