GuzTech / misatoLinks
RISC-V Processor written in Amaranth HDL
☆39Updated 4 years ago
Alternatives and similar repositories for misato
Users that are interested in misato are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- PicoRV☆43Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆56Updated 2 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated last week
- ☆34Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- ☆44Updated 10 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago