WRansohoff / rv32i_nmigen_blog
Minimal RISC-V RV32I CPU design as described in a companion blog post.
☆12Updated 4 years ago
Alternatives and similar repositories for rv32i_nmigen_blog:
Users that are interested in rv32i_nmigen_blog are comparing it to the libraries listed below
- ☆43Updated 10 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Small footprint and configurable SPI core☆41Updated last month
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- ☆22Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- SD device emulator from ProjectVault☆15Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- PicoRV☆44Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- RISC-V processor☆28Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- Open Processor Architecture☆26Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago