WRansohoff / rv32i_nmigen_blogLinks
Minimal RISC-V RV32I CPU design as described in a companion blog post.
☆12Updated 5 years ago
Alternatives and similar repositories for rv32i_nmigen_blog
Users that are interested in rv32i_nmigen_blog are comparing it to the libraries listed below
Sorting:
- ☆44Updated 4 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- ☆22Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago