WRansohoff / rv32i_nmigen_blogView external linksLinks
Minimal RISC-V RV32I CPU design as described in a companion blog post.
☆13Jun 14, 2020Updated 5 years ago
Alternatives and similar repositories for rv32i_nmigen_blog
Users that are interested in rv32i_nmigen_blog are comparing it to the libraries listed below
Sorting:
- A Minecraft mod about automation and circuit engineering with microblocks.☆11Feb 16, 2023Updated 3 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- Graded exercises for nMigen (WIP)☆55Dec 25, 2020Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 3 weeks ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated last month
- Forth for the J1-CPU☆18Mar 13, 2017Updated 8 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 3 weeks ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆45Dec 24, 2024Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 5 months ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- Kicad plugin to lay out components as they are in the schematic☆26Jul 20, 2018Updated 7 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- Hardware Security Labs☆31May 3, 2017Updated 8 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago