Minimal RISC-V RV32I CPU design as described in a companion blog post.
☆13Jun 14, 2020Updated 6 years ago
Alternatives and similar repositories for rv32i_nmigen_blog
Users that are interested in rv32i_nmigen_blog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 6 months ago
- ☆11Dec 18, 2017Updated 8 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆64Jul 21, 2020Updated 6 years ago
- A Minecraft mod about automation and circuit engineering with microblocks.☆12Feb 16, 2023Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated this week
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 3 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆50Dec 24, 2024Updated last year
- Verilator Porcelain☆48Nov 7, 2023Updated 3 years ago
- USB testing framework☆14May 22, 2023Updated 3 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Library of generic verilog buildingblocks☆18Dec 25, 2025Updated 10 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- A C library doing fully homomorphic encryption under the license of LGPL.☆10Jun 12, 2023Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago
- ☆11Jun 24, 2025Updated last year
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- ☆10Aug 10, 2024Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 11 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago