Multi-Dataflow Composer (MDC) design suite
☆11Feb 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for mdc
Users that are interested in mdc are comparing it to the libraries listed below
Sorting:
- A language and toolset for implementing dataflow applications on FPGAs☆28May 9, 2019Updated 6 years ago
- Open RVC-CAL Compiler☆35Jan 14, 2020Updated 6 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- The Westermo test system performance data set☆12Nov 24, 2023Updated 2 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- An MCP server for Google Scholar written in TypeScript with Streamable HTTP☆19Aug 18, 2025Updated 6 months ago
- OMG Decision Model and Notation specification☆12Feb 17, 2026Updated 2 weeks ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- The NandBug Software☆13May 23, 2020Updated 5 years ago
- Load ccv networks in Torch7☆11Jan 11, 2016Updated 10 years ago
- ☆12May 20, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- ☆13Updated this week
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆11Jun 25, 2025Updated 8 months ago
- Parallel Algorithms for Nelder-Mead☆13Jul 9, 2019Updated 6 years ago
- ☆14Aug 31, 2025Updated 6 months ago
- ☆13Nov 9, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- Best practices in Makefile construction. Avoid recursion and absolutely minimize per-file and per-directory noise.☆13Jul 10, 2010Updated 15 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- CrossSim (exploting Cross Project Relationships for Computing Open Source Software Similarity), is an approach that allows us to represen…☆14May 20, 2022Updated 3 years ago
- ☆13Oct 29, 2018Updated 7 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Dec 10, 2024Updated last year
- String diagram visualiser☆17Feb 22, 2026Updated last week
- Set of tools for validating, visualizing and analyzing TOSCA resource descriptions☆18Jan 8, 2026Updated last month
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- Hands On Reinforcement Learning with Python[Video], Published by Packt☆13Jan 14, 2021Updated 5 years ago
- Developer-Centric Knowledge Mining from Large Open-Source Software Repositories☆16Aug 28, 2019Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- CloudML: Transparent deployment of cloud applications☆28Mar 10, 2018Updated 7 years ago
- Siglent SDS 1x0xX-E hardware information☆20Dec 5, 2018Updated 7 years ago