tomverbeure / usb_systemLinks
SpinalHDL USB system for the ULPI based Arrow DECA board
☆20Updated 3 years ago
Alternatives and similar repositories for usb_system
Users that are interested in usb_system are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Portable HyperRAM controller☆55Updated 5 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- UART models for cocotb☆29Updated 2 years ago