SpinalHDL USB system for the ULPI based Arrow DECA board
☆20Jan 9, 2022Updated 4 years ago
Alternatives and similar repositories for usb_system
Users that are interested in usb_system are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 6 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 6 years ago
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆85Apr 11, 2022Updated 4 years ago
- PCXT by spark2k06 deMiSTified☆19Mar 22, 2024Updated 2 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Mar 16, 2026Updated 4 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- ☆14Oct 20, 2015Updated 10 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 3 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated 6 months ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆17Mar 15, 2021Updated 5 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 2 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆14Sep 9, 2022Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- dartevel core framework☆11Dec 30, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆101Jun 6, 2020Updated 6 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆25Apr 18, 2026Updated 3 months ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Jul 2, 2026Updated 2 weeks ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago