SpinalHDL USB system for the ULPI based Arrow DECA board
☆20Jan 9, 2022Updated 4 years ago
Alternatives and similar repositories for usb_system
Users that are interested in usb_system are comparing it to the libraries listed below
Sorting:
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆36May 3, 2020Updated 5 years ago
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- PCXT by spark2k06 deMiSTified☆20Mar 22, 2024Updated last year
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Updated this week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆23Oct 1, 2022Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- ☆12Oct 20, 2015Updated 10 years ago
- ☆16Apr 21, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Documentation and tools related to DECA FPGA board☆22Jan 14, 2024Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- dartevel core framework☆11Dec 30, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- Amaranth HDL libary for building USB-capable SoC designs.☆28Oct 31, 2025Updated 4 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- A simple systems-level Lisp that compiles down to C☆11Mar 24, 2021Updated 4 years ago
- A Real-time, Open, Portable, Extensible Speech Lab☆14Sep 1, 2022Updated 3 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago