Alternatives and similar repositories for eqntott

Users that are interested in eqntott are comparing it to the libraries listed below

• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆14Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated this week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆30Updated 2 weeks ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆38Updated 4 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆70Updated 8 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆22Updated 5 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆16Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated 3 weeks ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆12Updated 2 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 8 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆45Updated 8 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆163Updated 5 years ago
• OpenVADL / openvadl
  An open-source implementation of the VADL processor description language.
  ☆36Updated last week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆98Updated 3 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated this week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆88Updated 2 weeks ago
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago