Alternatives and similar repositories for eqntott

Users that are interested in eqntott are comparing it to the libraries listed below

• OpenVADL / openvadl
  An open-source implementation of the VADL processor description language.
  ☆43Updated this week
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆92Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆52Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆31Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆38Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆92Updated last month
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆15Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆75Updated 8 months ago
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 5 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated this week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated last week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆24Updated 7 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated 2 weeks ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆103Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆122Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆12Updated 5 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆23Updated 6 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆38Updated 3 weeks ago