Alternatives and similar repositories for eqntott

Users that are interested in eqntott are comparing it to the libraries listed below

• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• OpenVADL / openvadl
  An open-source implementation of the VADL processor description language.
  ☆34Updated last week
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆12Updated 2 weeks ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆56Updated 5 months ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆156Updated 5 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆68Updated 6 months ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆45Updated this week
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated this week
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 5 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 3 weeks ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆111Updated last week
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• ithemal / bhive
  ☆40Updated 3 years ago
• google / minetest_pnr
  Place & Router for Minetest
  ☆18Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 3 weeks ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆14Updated 4 years ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆72Updated 3 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 2 weeks ago
• comby-tools / comby-decomposer
  Decompose source code into templates and fragments for any language.
  ☆23Updated 3 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated 3 weeks ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆108Updated 10 months ago