snagiri / CSE237D-PYNQ-SNN-Accelerator
Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
☆34Updated 5 years ago
Alternatives and similar repositories for CSE237D-PYNQ-SNN-Accelerator:
Users that are interested in CSE237D-PYNQ-SNN-Accelerator are comparing it to the libraries listed below
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- Spiking Neural Network RTL Implementation☆50Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- ☆17Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆50Updated last year
- ☆14Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆87Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆32Updated 6 years ago
- Fully Hardware-Based Stochastic Neural Network☆20Updated 3 weeks ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆43Updated 11 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆40Updated 5 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆20Updated last year
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆35Updated 9 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- ☆16Updated 2 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 3 years ago