Shra1-25 / Deep-Learning-implementaion-on-FPGA-using-MATLABLinks
This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code generator cannot generate codes from Neural Network toolbox of MATLAB, I have written this MATLAB scripts using simple MATLAB functions that can be used for HDL code generation using HDL coder.
☆13Updated 5 years ago
Alternatives and similar repositories for Deep-Learning-implementaion-on-FPGA-using-MATLAB
Users that are interested in Deep-Learning-implementaion-on-FPGA-using-MATLAB are comparing it to the libraries listed below
Sorting:
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆14Updated last week
- ☆19Updated 3 years ago
- ☆27Updated 4 months ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- this repository is a project about iic master, created by gyj in second half of 2017☆18Updated 7 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 weeks ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 7 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Updated 2 weeks ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆31Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆21Updated last week
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆12Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆69Updated 3 weeks ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year