Shra1-25 / Deep-Learning-implementaion-on-FPGA-using-MATLABLinks
This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code generator cannot generate codes from Neural Network toolbox of MATLAB, I have written this MATLAB scripts using simple MATLAB functions that can be used for HDL code generation using HDL coder.
☆13Updated 5 years ago
Alternatives and similar repositories for Deep-Learning-implementaion-on-FPGA-using-MATLAB
Users that are interested in Deep-Learning-implementaion-on-FPGA-using-MATLAB are comparing it to the libraries listed below
Sorting:
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- ☆24Updated 3 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- ☆19Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 6 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated this week
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆20Updated 2 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆18Updated this week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- ☆18Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago