FSq-Poplar / FPGA_NN
A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.
☆17Updated 5 years ago
Alternatives and similar repositories for FPGA_NN:
Users that are interested in FPGA_NN are comparing it to the libraries listed below
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆29Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- ☆15Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 8 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Final project for Computer Architecture FA16☆16Updated 8 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆18Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- 使用FPGA实现CNN模型☆14Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago