FSq-Poplar / FPGA_NNLinks
A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.
☆17Updated 5 years ago
Alternatives and similar repositories for FPGA_NN
Users that are interested in FPGA_NN are comparing it to the libraries listed below
Sorting:
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆15Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Final project for Computer Architecture FA16☆18Updated 8 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆20Updated last year