FSq-Poplar / FPGA_NNLinks
A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.
☆18Updated 5 years ago
Alternatives and similar repositories for FPGA_NN
Users that are interested in FPGA_NN are comparing it to the libraries listed below
Sorting:
- ☆15Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆28Updated last year
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆66Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆61Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- ☆17Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆99Updated last year
- Framework for radix encoded SNN on FPGA☆15Updated 3 years ago
- ☆19Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- ☆94Updated 5 years ago