FSq-Poplar / FPGA_NN
A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA_NN
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆22Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- ☆16Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆18Updated 6 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆11Updated last year
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆41Updated last year
- FPGA Design of a Spiking Neural Network.☆33Updated 6 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆24Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆36Updated 9 months ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- ☆13Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆15Updated 2 years ago
- Final project for Computer Architecture FA16☆14Updated 7 years ago
- ☆17Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆15Updated last year
- Convolutional Neural Network RTL-level Design☆35Updated 3 years ago