A Verilog implementation of a hand-written digit recognition Neural Network
☆11Nov 16, 2024Updated last year
Alternatives and similar repositories for FPGA_Handwritten_digit_recognition
Users that are interested in FPGA_Handwritten_digit_recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应 传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆12Nov 15, 2023Updated 2 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- Real-Time Image Processing for ASIC/FGPA☆30Feb 23, 2022Updated 4 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- High Performance Network Laboratory WebPage☆27Sep 22, 2026Updated last month
- Initial toolchain for FeNN FPGA SNN accelerator☆18Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated 2 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- ☆26May 16, 2024Updated 2 years ago
- A simple library to provide control over the hx711 load cell module for STM32☆21May 28, 2023Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆169Dec 13, 2020Updated 5 years ago
- Track line editing history in VSCode☆13Feb 7, 2026Updated 8 months ago
- ☆27Nov 2, 2017Updated 9 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Class Project - Digital Signal Processing☆16Jun 22, 2021Updated 5 years ago
- This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit…☆12Apr 20, 2021Updated 5 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- Optical bench simulation code for analyzing the Fresnel Incoherent Holography (FINCH) setup.☆10Jun 2, 2022Updated 4 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆52Apr 22, 2024Updated 2 years ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆13Sep 11, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆49Feb 22, 2017Updated 9 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆22May 4, 2023Updated 3 years ago
- Implementation of the core Transformer architecture in pure C☆15Sep 8, 2024Updated 2 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated 2 years ago
- Blind RSA signatures implementation for Zig.☆21Sep 25, 2026Updated last month
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 9 years ago
- ☆13Jan 24, 2023Updated 3 years ago