A Verilog implementation of a hand-written digit recognition Neural Network
☆10Nov 16, 2024Updated last year
Alternatives and similar repositories for FPGA_Handwritten_digit_recognition
Users that are interested in FPGA_Handwritten_digit_recognition are comparing it to the libraries listed below
Sorting:
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated 10 months ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆24Mar 18, 2023Updated 2 years ago
- Modulation and Arbitrary Waveform Generator☆19Feb 16, 2021Updated 5 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆28Dec 26, 2023Updated 2 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- An automated HDC platform☆11Updated this week
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- ☆26May 16, 2024Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- A quick hack for adjoint gradient computations with MEEP.☆10Aug 20, 2020Updated 5 years ago
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆164Dec 13, 2020Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆15Updated this week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Apr 22, 2024Updated last year
- ☆11Mar 5, 2025Updated 11 months ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- A simple library to provide control over the hx711 load cell module for STM32☆14May 28, 2023Updated 2 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Sep 18, 2020Updated 5 years ago