sld-columbia / spikehard
The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"
☆10Updated last year
Alternatives and similar repositories for spikehard:
Users that are interested in spikehard are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- Network on Chip for MPSoC☆26Updated 2 weeks ago
- Theia: ray graphic processing unit☆20Updated 10 years ago
- ☆26Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Template for project1 TPU☆18Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆25Updated this week
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆25Updated 5 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆31Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆13Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated last week