sld-columbia / spikehardLinks
The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"
☆11Updated last year
Alternatives and similar repositories for spikehard
Users that are interested in spikehard are comparing it to the libraries listed below
Sorting:
- Network on Chip for MPSoC☆26Updated last month
- General Purpose AXI Direct Memory Access☆53Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- NoC based MPSoC☆11Updated 11 years ago
- ☆30Updated last week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- ☆27Updated 5 years ago
- ☆29Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- sram/rram/mram.. compiler☆37Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated this week
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- ☆34Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- ☆14Updated 2 years ago