sld-columbia / spikehardLinks
The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"
☆11Updated last year
Alternatives and similar repositories for spikehard
Users that are interested in spikehard are comparing it to the libraries listed below
Sorting:
- Theia: ray graphic processing unit☆20Updated 10 years ago
- Network on Chip for MPSoC☆26Updated last week
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- ☆27Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- ☆28Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- sram/rram/mram.. compiler☆35Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Template for project1 TPU☆18Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last week
- NoC based MPSoC☆10Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Digital IC design and vlsi notes☆12Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- CNN accelerator☆27Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago