sld-columbia / spikehard
The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"
☆10Updated last year
Alternatives and similar repositories for spikehard:
Users that are interested in spikehard are comparing it to the libraries listed below
- Theia: ray graphic processing unit☆20Updated 10 years ago
- Network on Chip for MPSoC☆26Updated this week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- Template for project1 TPU☆18Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆27Updated 3 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- ☆27Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- sram/rram/mram.. compiler☆33Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Reconfigurable Binary Engine☆16Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆27Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 7 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- SoC Based on ARM Cortex-M3☆30Updated this week
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Digital IC design and vlsi notes☆10Updated 4 years ago
- ☆16Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago