Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration
☆17Mar 15, 2023Updated 3 years ago
Alternatives and similar repositories for Neural-Network-on-an-FPGA
Users that are interested in Neural-Network-on-an-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Script to build the bootloader (u-boot) and bring all components to a bootable image for Intel (ALTERA) SoC-FPGAs☆10Jun 4, 2024Updated 2 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆29Feb 16, 2024Updated 2 years ago
- Metasys is the first open-source FPGA-based infrastructure with a prototype in a RISC-V core, to enable the rapid implementation and eval…☆16Jan 20, 2023Updated 3 years ago
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Source codes and datasets used for the undergraduate capstone project entitled "Machine Learning Algorithms for the Detection of GPS Spoo…☆15Aug 30, 2022Updated 4 years ago
- babylon-mmd sample project☆11Jul 25, 2026Updated 3 months ago
- A GNU Radio module of a digital beamformer prototype for GNSS receivers☆21Jun 9, 2016Updated 10 years ago
- COM 5170 Wireless Communication Systems 2021 Course Materials☆20Mar 24, 2024Updated 2 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- RTL design of Systolic Arrays for matrix multiplication.☆16Dec 17, 2023Updated 2 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- ☆18Jul 31, 2024Updated 2 years ago
- An implemention of LSTM on FPGA based on Tensorflow☆10Mar 12, 2019Updated 7 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Reduced-Rank STAP for Slow-Moving Target Detection by Antenna-Pulse Selection☆17Nov 19, 2015Updated 10 years ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆169Dec 13, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 3 years ago
- Quantum tomography on optical two qubit states☆12Jul 19, 2020Updated 6 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆37Aug 24, 2026Updated 2 months ago
- ☆11Aug 11, 2025Updated last year
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- The preemptive RTOS with Event-Driven framework for learning purposes.☆28Oct 6, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 文章代码：李方舟, 赵耀宏, 向伟, 刘海峥. 基于改进非局部均值的红外图像混合噪声去除方法[J]. 红外与激光工程, 2019, 48(S1): 163-173.☆15Sep 1, 2020Updated 6 years ago
- cryptographic keystream generators in pure Verilog.☆53Oct 16, 2026Updated 2 weeks ago
- 金融时间序列分析教材的Python实现☆13Oct 20, 2020Updated 6 years ago
- ☆11Jul 9, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Quine–McCluskey algorithm implementation in C, C++ and C#☆11Oct 16, 2015Updated 11 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago