Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆638Sep 14, 2026Updated this week
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆794Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- ☆393Aug 19, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,700Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆757Mar 13, 2023Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆720Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,060Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆119Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- CORE-V Family of RISC-V Cores☆371Mar 31, 2026Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- ☆2,260Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆314Oct 17, 2023Updated 2 years ago
- The OpenPiton Platform☆826Feb 25, 2026Updated 6 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆148Aug 26, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Configurable Cache☆197Jun 10, 2026Updated 3 months ago
- ☆62Feb 18, 2019Updated 7 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆627Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,237Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆497May 8, 2026Updated 4 months ago