Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
☆647Sep 14, 2026Updated last month
Alternatives and similar repositories for cvfpu
Users that are interested in cvfpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- ☆394Aug 19, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,738Sep 24, 2026Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆559Oct 16, 2026Updated last week
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 22, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 22, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- ☆2,353Updated this week
- The OpenPiton Platform☆836Feb 25, 2026Updated 8 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,271Oct 8, 2026Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆380Mar 31, 2026Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,166Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,438Oct 17, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,372Updated this week