CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
☆1,309Oct 1, 2026Updated last week
Alternatives and similar repositories for cv32e40p
Users that are interested in cv32e40p are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 5 months ago
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- RISC-V CPU Core☆452Jun 24, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Common SystemVerilog components☆807Sep 18, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week
- Random instruction generator for RISC-V processor verification☆1,362Sep 21, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- CORE-V Family of RISC-V Cores☆374Mar 31, 2026Updated 6 months ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Sep 4, 2026Updated last month
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- VeeR EH2 core☆281Updated this week
- VeeR EL2 Core☆345Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,414Updated this week
- RISC-V CPU Core (RV32IM)☆1,798Sep 18, 2021Updated 5 years ago