4 stage, in-order, compute RISC-V core based on the CV32E40P
☆287Nov 6, 2024Updated last year
Alternatives and similar repositories for cv32e40x
Users that are interested in cv32e40x are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- CORE-V Family of RISC-V Cores☆380Mar 31, 2026Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- VeeR EL2 Core☆349Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 22, 2026Updated last week
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Oct 19, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆250Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,738Sep 24, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- SERV - The SErial RISC-V CPU☆1,907Aug 25, 2026Updated 2 months ago
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆72Oct 9, 2026Updated 2 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month