RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆116Sep 12, 2026Updated this week
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 8 months ago
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆119Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆37Sep 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- ☆16May 6, 2026Updated 4 months ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Coverview☆35Sep 10, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog file list pruner☆19Updated this week
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- ☆164Jun 8, 2026Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 2 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,700Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 9 months ago
- ☆16May 25, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- ☆26Apr 17, 2026Updated 5 months ago
- Common SystemVerilog components☆794Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆720Updated this week
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- Ariane is a 6-stage RISC-V CPU☆165Dec 4, 2019Updated 6 years ago