RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆119Sep 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- The multi-core cluster of a PULP system.☆119Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆37Sep 10, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- ☆16Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Coverview☆35Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- ☆164Jun 8, 2026Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆357Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆158Oct 1, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- ☆16May 25, 2026Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- ☆28Apr 17, 2026Updated 5 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Common SystemVerilog components☆807Sep 18, 2026Updated 2 weeks ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week