Documentation for the OpenHW Group's set of CORE-V RISC-V cores
☆230Jan 11, 2026Updated 8 months ago
Alternatives and similar repositories for programs
Users that are interested in programs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆371Mar 31, 2026Updated 5 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆212Sep 2, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆328Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated 3 weeks ago
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VeeR EL2 Core☆344Updated this week
- VeeR EH2 core☆279Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- ☆145Feb 29, 2024Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Common SystemVerilog components☆799Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆788Updated this week
- RISC-V Processor Trace Specification☆223Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆91Aug 14, 2026Updated last month
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- UNSUPPORTED INTERNAL toolchain builds☆49Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- SERV - The SErial RISC-V CPU☆1,886Aug 25, 2026Updated 3 weeks ago