Functional verification project for the CORE-V family of RISC-V cores.
☆728Sep 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for core-v-verif
Users that are interested in core-v-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,362Sep 21, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AMBA AXI VIP☆478Oct 1, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆374Mar 31, 2026Updated 6 months ago
- RISC-V Verification Interface☆167Sep 25, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Common SystemVerilog components☆807Sep 18, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆213Sep 28, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆119Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆38Aug 7, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,683Updated this week
- Awesome ASIC design verification☆368Feb 9, 2022Updated 4 years ago
- RISC-V Torture Test☆225Jul 11, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- VeeR EL2 Core☆345Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,239Updated this week
- A Framework for Design and Verification of Image Processing Applications using UVM☆122Nov 27, 2017Updated 8 years ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- ☆159Oct 6, 2023Updated 3 years ago
- ☆203Dec 14, 2023Updated 2 years ago
- RISC-V CPU Core☆452Jun 24, 2025Updated last year