4 stage, in-order, secure RISC-V core based on the CV32E40P
☆163Oct 31, 2024Updated last year
Alternatives and similar repositories for cv32e40s
Users that are interested in cv32e40s are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆213Sep 28, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆374Mar 31, 2026Updated 6 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- The multi-core cluster of a PULP system.☆119Updated this week
- VeeR EL2 Core☆345Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- ☆144Feb 29, 2024Updated 2 years ago
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆203Sep 23, 2026Updated 2 weeks ago
- RISC-V System on Chip Template☆162Aug 26, 2026Updated last month
- VeeR EH2 core☆281Updated this week
- Common SystemVerilog components☆807Sep 18, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated last month
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 5 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆304Oct 1, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆375Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week