Alternatives and similar repositories for SKY130_SAR-ADC1

Users that are interested in SKY130_SAR-ADC1 are comparing it to the libraries listed below

• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• iic-jku / Circuit-Designers-Etiquette
  A set of rules and recommendations for analog and digital circuit designers.
  ☆28Updated 7 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆36Updated 2 years ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆25Updated 4 months ago
• vsdip / avsddac_3v3_sky130_v1
  ☆12Updated 3 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆32Updated last month
• vsdip / vsdsram_sky130
  ☆41Updated 3 years ago
• efabless / caravel_user_project_analog
  ☆47Updated 4 months ago
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆12Updated last month
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆27Updated 2 years ago
• pulp-platform / artistic
  An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
  ☆15Updated 2 months ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated last year
• snishizawa / libretto
  Characterizer
  ☆24Updated last month
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 4 months ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆63Updated last month
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆25Updated 10 months ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• AsFigo / yoYoLint
  SystemVerilog RTL Linter for YoSys
  ☆20Updated 7 months ago
• stineje / sky130_cds
  This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…
  ☆23Updated last year
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆65Updated 2 months ago
• fossi-foundation / ciel
  Open-source PDK version manager
  ☆15Updated 2 weeks ago
• vsdip / vsdflow
  VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…
  ☆16Updated 4 years ago
• diadatp / sky130_rf_tools
  Guides and templates for using open source RF design tools with the SkyWater SKY130 process.
  ☆19Updated 4 years ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 11 months ago
• UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
  A 10bit SAR ADC in Sky130
  ☆25Updated 2 years ago
• efabless / caravel_board
  ☆36Updated 7 months ago
• proppy / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆8Updated last year