wulffern / tt06-sar
SAR ADC on tiny tapeout
☆35Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for tt06-sar
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆39Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- A padring generator for ASICs☆22Updated last year
- ☆33Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆21Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- ☆36Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- An automatic clock gating utility☆43Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- ☆45Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆31Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆38Updated 3 months ago
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- A pipelined RISC-V processor☆48Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Open Source PHY v2☆25Updated 6 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆25Updated 3 weeks ago
- Online viewer of Xschem schematic files☆20Updated 4 months ago