Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource on the Host side too. Our project roots for the Root Port in 4 ways: |1|openRTL |2|openBFM with unique SIM setup, way faster than vendor's |3|openSW stack |4|one-of-a-kind open backplane.
☆102Sep 9, 2026Updated 2 weeks ago
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆91Sep 16, 2026Updated last week
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Sep 20, 2026Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆105May 8, 2026Updated 4 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Feb 23, 2025Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆99May 8, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆28Aug 29, 2026Updated 3 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆149Jun 16, 2026Updated 3 months ago
- pcie datalink layer implementation in verilog/systemverilog☆18Sep 10, 2026Updated 2 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- ZX80/81 implementation for the Ulx3s☆13May 4, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 7 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,362Updated this week
- PCI Express controller model☆80Oct 5, 2022Updated 3 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆302Sep 30, 2025Updated 11 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆84Aug 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆303Mar 26, 2022Updated 4 years ago
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- ☆22Sep 26, 2025Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆953Aug 28, 2026Updated 3 weeks ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆78Apr 22, 2026Updated 5 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- A library of open PDK packages☆135Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 7 months ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- ☆13Sep 25, 2023Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Opensource DDR3 Controller☆484Sep 12, 2026Updated 2 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆287Updated this week
- Pluggable SFP Module Breakout☆20Jul 22, 2026Updated 2 months ago