chili-chips-ba / openPCIELinks
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensource on the Host side too! Our project roots for Root Port in 4 ways: 1) openRTL; 2) openBFM with unique SIM setup, way faster than vendor's; 3) openSW stack; 4) one-of-a-kind openBackplane.
☆44Updated last week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- ☆27Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- ☆34Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- ☆33Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆47Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 8 months ago