chili-chips-ba / openPCIELinks
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆11Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- ☆21Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- simple hyperram controller☆11Updated 6 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- UART models for cocotb☆29Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- ☆13Updated 5 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- ☆13Updated 5 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- ☆30Updated 4 years ago