chili-chips-ba / openPCIE
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆11Updated last week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A compact, configurable RISC-V core☆11Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated 2 weeks ago
- ☆21Updated last month
- USB virtual model in C++ for Verilog☆30Updated 6 months ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- A padring generator for ASICs☆25Updated last year
- UART models for cocotb☆28Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Master-thesis-final☆19Updated last year
- Library of reusable VHDL components☆28Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago