chili-chips-ba / openPCIELinks
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource on the Host side too. Our project roots for the Root Port in 4 ways: |1|openRTL |2|openBFM with unique SIM setup, way faster than vendor's |3|openSW stack |4|one-of-a-kind open backplane.
☆53Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- ☆34Updated 4 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated 3 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- ☆33Updated 3 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆128Updated 3 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- RISC-V Nox core☆71Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆38Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 7 months ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆78Updated 3 years ago
- My notes for DDR3 SDRAM controller☆43Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- ☆88Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago