chili-chips-ba / openPCIELinks
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆16Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 6 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆16Updated 3 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- ☆24Updated 4 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated 2 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- A compact, configurable RISC-V core☆11Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆53Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 6 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Library of reusable VHDL components☆28Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆73Updated this week
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago