chili-chips-ba / openPCIELinks
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆16Updated last week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- ☆24Updated 5 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆17Updated last month
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- UART models for cocotb☆29Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated last month
- Wishbone interconnect utilities☆41Updated 7 months ago
- Library of reusable VHDL components☆28Updated last year
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆49Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆14Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 5 months ago
- Characterizer☆30Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆73Updated this week
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago