chili-chips-ba / openPCIELinks
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆13Updated 3 weeks ago
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- ☆23Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- UART models for cocotb☆29Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- SystemVerilog Linter based on pyslang☆31Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Open-source PDK version manager☆15Updated 2 weeks ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆14Updated this week
- Library of reusable VHDL components☆28Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- ☆34Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆14Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- ☆13Updated 6 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 4 months ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week