chili-chips-ba / openPCIELinks
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensource on the Host side too! Our project roots for Root Port in 4 ways: 1) openRTL; 2) openBFM with unique SIM setup, way faster than vendor's; 3) openSW stack; 4) one-of-a-kind openBackplane.
☆17Updated 3 weeks ago
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- ☆25Updated 5 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆17Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- UART models for cocotb☆30Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated this week
- Library of reusable VHDL components☆28Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 8 months ago
- Characterizer☆30Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 6 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- SpiceBind – spice inside HDL simulator☆55Updated 3 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago