chili-chips-ba / openPCIELinks
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensource on the Host side too! Our project roots for Root Port in 4 ways: 1) openRTL; 2) openBFM with unique SIM setup, way faster than vendor's; 3) openSW stack; 4) one-of-a-kind openBackplane.
☆35Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆36Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- ☆26Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- ☆34Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- ☆38Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 6 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year