chili-chips-ba / openPCIELinks
Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) openRTL; 2) openBFM with unique sim setup, better performing than vendor TB; 3) openSoftware stack; 4) one-of-the kind openBackplane
☆13Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 2 weeks ago
- ☆23Updated 3 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆34Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Library of reusable VHDL components☆28Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago