chili-chips-ba / openPCIELinks
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensource on the Host side too! Our project roots for Root Port in 4 ways: 1) openRTL; 2) openBFM with unique SIM setup, way faster than vendor's; 3) openSW stack; 4) one-of-a-kind openBackplane.
☆41Updated this week
Alternatives and similar repositories for openPCIE
Users that are interested in openPCIE are comparing it to the libraries listed below
Sorting:
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆39Updated last week
- cocotb extension for nMigen☆17Updated 3 years ago
- ☆27Updated 7 months ago
- ☆34Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated 2 weeks ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 3 months ago
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆80Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆38Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A compact, configurable RISC-V core☆12Updated 3 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 4 months ago