RIOSLaboratory / OpenXRAMLinks
sram/rram/mram.. compiler
☆37Updated last year
Alternatives and similar repositories for OpenXRAM
Users that are interested in OpenXRAM are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆60Updated last year
- A configurable SRAM generator☆53Updated 3 weeks ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- SRAM☆22Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- ☆30Updated last week
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆27Updated 5 years ago
- ☆32Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆34Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Open Source PHY v2☆29Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago