RIOSLaboratory / OpenXRAM
sram/rram/mram.. compiler
☆30Updated last year
Alternatives and similar repositories for OpenXRAM:
Users that are interested in OpenXRAM are comparing it to the libraries listed below
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆24Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- A configurable SRAM generator☆42Updated last month
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆21Updated last year
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- ☆40Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- SRAM☆21Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆61Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆41Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- ☆29Updated 5 years ago
- ☆32Updated this week