RIOSLaboratory / OpenXRAMLinks
sram/rram/mram.. compiler
☆35Updated last year
Alternatives and similar repositories for OpenXRAM
Users that are interested in OpenXRAM are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆59Updated last year
- A configurable SRAM generator☆51Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆44Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SRAM☆22Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆30Updated 2 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- ☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- APB UVC ported to Verilator☆11Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ☆31Updated 2 years ago