RIOSLaboratory / OpenXRAMLinks
sram/rram/mram.. compiler
☆42Updated 2 years ago
Alternatives and similar repositories for OpenXRAM
Users that are interested in OpenXRAM are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆65Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- SRAM☆22Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆35Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆27Updated last year
- Public release☆56Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆44Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆70Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆27Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago