Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆38Jan 18, 2022Updated 4 years ago
Alternatives and similar repositories for PDK_ONC5
Users that are interested in PDK_ONC5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An open source PDK using TIGFET 10nm devices.☆59Dec 19, 2022Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- SMT-based-STDCELL-Layout-Generator☆19Sep 30, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆57Apr 8, 2024Updated 2 years ago
- Fork from https://sourceforge.net/projects/gds3d☆70Jun 11, 2024Updated 2 years ago
- Stake LP Tokens and earn RIO☆10Jun 24, 2026Updated last week
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆227May 22, 2026Updated last month
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Copyleftist's Standard Cell Library☆103May 2, 2024Updated 2 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- WiShield library with user contributed features☆40Jan 5, 2016Updated 10 years ago
- Download a million samples from Rigol DS1052E via usbtmc☆23Jan 6, 2014Updated 12 years ago
- Cobra-W -> Cobra-RE 将进一步提升漏洞发现的准确性并降低漏报率（弃坑了）☆16Aug 15, 2020Updated 5 years ago
- Black Duck Detect plugin for Jenkins☆12Jun 26, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 4 months ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆16May 25, 2026Updated last month
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆70Dec 13, 2016Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Implementation of the paper Unsupervised Domain Adaptation by Backpropagation☆11Dec 1, 2018Updated 7 years ago
- A day scheduler for use with jQuery☆10Jun 15, 2018Updated 8 years ago