UNSAMDCI / PDK_ONC5
Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆30Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for PDK_ONC5
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- ☆36Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- ☆39Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 3 weeks ago
- ideas and eda software for vlsi design☆47Updated this week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Running Python code in SystemVerilog☆63Updated 4 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- ☆20Updated 2 years ago
- ☆39Updated 4 years ago
- Introductory course into static timing analysis (STA).☆65Updated 2 weeks ago
- ☆39Updated 6 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- Simple parser for extracting VHDL documentation☆70Updated 4 months ago