Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆37Jan 18, 2022Updated 4 years ago
Alternatives and similar repositories for PDK_ONC5
Users that are interested in PDK_ONC5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆54Apr 8, 2024Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Jun 11, 2024Updated last year
- Stake LP Tokens and earn RIO☆10Oct 20, 2020Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆182Feb 28, 2026Updated 3 weeks ago
- A verilog parser☆19Apr 12, 2024Updated last year
- A decoding algorithm for quantum error correcting codes.☆18Feb 8, 2026Updated last month
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- ☆33Jan 24, 2020Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- WiShield library with user contributed features☆40Jan 5, 2016Updated 10 years ago
- Download a million samples from Rigol DS1052E via usbtmc☆23Jan 6, 2014Updated 12 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Cobra-W -> Cobra-RE 将进一步提升漏洞发现的准确性并降低漏报率（弃坑了）☆16Aug 15, 2020Updated 5 years ago
- Black Duck Detect plugin for Jenkins☆12Nov 25, 2025Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Updated this week
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- EDA physical synthesis optimization kit☆65Nov 13, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Feb 27, 2026Updated 3 weeks ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Dec 13, 2016Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago