UNSAMDCI / PDK_ONC5Links
Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆33Updated 3 years ago
Alternatives and similar repositories for PDK_ONC5
Users that are interested in PDK_ONC5 are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- ☆41Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆44Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Running Python code in SystemVerilog☆69Updated this week
- The memory model was leveraged from micron.☆22Updated 7 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ideas and eda software for vlsi design☆50Updated last week
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago