UNSAMDCI / PDK_ONC5
Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆33Updated 3 years ago
Alternatives and similar repositories for PDK_ONC5:
Users that are interested in PDK_ONC5 are comparing it to the libraries listed below
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆40Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆43Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆40Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆66Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- Static Timing Analysis Full Course☆52Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆44Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago