UNSAMDCI / PDK_ONC5Links
Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
☆36Updated 4 years ago
Alternatives and similar repositories for PDK_ONC5
Users that are interested in PDK_ONC5 are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆37Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- ☆38Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆55Updated 4 years ago
- ☆187Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆50Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- ideas and eda software for vlsi design☆51Updated 2 weeks ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆178Updated 5 months ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- ☆232Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆166Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- Logic synthesis and ABC based optimization☆52Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated 3 weeks ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Updated 3 weeks ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago