UNSAMDCI/PDK_ONC5 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

UNSAMDCI/PDK_ONC5

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/UNSAMDCI/PDK_ONC5)

Close

UNSAMDCI / PDK_ONC5View on GitHubMore

• External links
• Readme badge

Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library

☆37Jan 18, 2022Updated 4 years ago

Alternatives and similar repositories for PDK_ONC5

Users that are interested in PDK_ONC5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• spider-tronix / Standard-Cell-Characterization

  View on GitHub
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆29Feb 18, 2021Updated 5 years ago
• wnew / hdl_library

  View on GitHub
  A library of verilog and vhdl modules
  ☆15Nov 13, 2018Updated 7 years ago
• lnis-uofu / TIGFET-10nm-PDK

  View on GitHub
  An open source PDK using TIGFET 10nm devices.
  ☆57Dec 19, 2022Updated 3 years ago
• jomonkjoy / Tool-Make-Script

  View on GitHub
  Synopsys Design compiler, VCS and Tetra-MAX
  ☆19May 29, 2018Updated 7 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator

  View on GitHub
  SMT-based-STDCELL-Layout-Generator
  ☆19Sep 30, 2021Updated 4 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0

  View on GitHub
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆19Jul 22, 2020Updated 5 years ago
• ABKGroup / PROBE3.0

  View on GitHub
  ☆56Apr 8, 2024Updated 2 years ago
• skuep / GDS3D

  View on GitHub
  Fork from https://sourceforge.net/projects/gds3d
  ☆69Jun 11, 2024Updated last year
• realiotech / lp-staking

  View on GitHub
  Stake LP Tokens and earn RIO
  ☆10Apr 30, 2026Updated 3 weeks ago
• davidkebo / verilog-parser

  View on GitHub
  A verilog parser
  ☆19Apr 12, 2024Updated 2 years ago
• openecos-projects / icsprout55-pdk

  View on GitHub
  55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
  ☆200Apr 9, 2026Updated last month
• Ima96 / BPOTF

  View on GitHub
  A decoding algorithm for quantum error correcting codes.
  ☆19May 18, 2026Updated last week
• carlos-jenkins / csv2vcd

  View on GitHub
  Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.
  ☆11Aug 13, 2021Updated 4 years ago
• mongrelgem / Verilog-PCIexpress-Components

  View on GitHub
  Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
  ☆14Sep 17, 2019Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• asinghani / sky130-chip-vis

  View on GitHub
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Jul 22, 2021Updated 4 years ago
• chipforge / StdCellLib

  View on GitHub
  Copyleftist's Standard Cell Library
  ☆103May 2, 2024Updated 2 years ago
• aolofsson / IDEA

  View on GitHub
  ☆33Jan 24, 2020Updated 6 years ago
• asicnet / gen_uvm

  View on GitHub
  EasierUVM from Doulos now written in Python for easier UVM with framework and template generator
  ☆13Sep 28, 2022Updated 3 years ago
• bangonkali / electronics

  View on GitHub
  My personal Electronics projects versioning repo.
  ☆13Dec 9, 2013Updated 12 years ago
• asynclabs / WiShield_user_contrib

  View on GitHub
  WiShield library with user contributed features
  ☆40Jan 5, 2016Updated 10 years ago
• dstahlke / rigol_long_mem

  View on GitHub
  Download a million samples from Rigol DS1052E via usbtmc
  ☆23Jan 6, 2014Updated 12 years ago
• PeterMonsson / sv_waveterm

  View on GitHub
  ☆10Nov 2, 2023Updated 2 years ago
• zer0yu / Cobra-RE

  View on GitHub
  Cobra-W -> Cobra-RE 将进一步提升漏洞发现的准确性并降低漏报率（弃坑了）
  ☆16Aug 15, 2020Updated 5 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• jenkinsci / blackduck-detect-plugin

  View on GitHub
  Black Duck Detect plugin for Jenkins
  ☆12May 11, 2026Updated 2 weeks ago
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago
• FPGANinjas / nitefury_pcie_xdma_ddr

  View on GitHub
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆18Apr 13, 2022Updated 4 years ago
• benvarkey / JuVi

  View on GitHub
  Jupyter kernel for Cadence SKILL
  ☆22Feb 16, 2017Updated 9 years ago
• YosysHQ / yosys-bigsim

  View on GitHub
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Oct 27, 2015Updated 10 years ago
• MilanKubavat / TestbenchGenerator

  View on GitHub
  Generate SystemVerilog/UVM block level testbench setup with python script
  ☆11Oct 3, 2017Updated 8 years ago
• SkillSurf / systemverilog

  View on GitHub
  SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
  ☆56Feb 27, 2026Updated 2 months ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆32Jan 3, 2024Updated 2 years ago
• jinwookjungs / datc_robust_design_flow

  View on GitHub
  DATC Robust Design Flow.
  ☆36Jan 21, 2020Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• foss-for-synopsys-dwc-arc-processors / openocd

  View on GitHub
  The development tree for OpenOCD for the Synopsys DesignWare ARC processor family
  ☆16Mar 23, 2026Updated 2 months ago
• jg-fossh / uvm-python-verification-lib

  View on GitHub
  UVM Python Verification Agents Library
  ☆15Mar 18, 2021Updated 5 years ago
• ghosh17 / DualCoreProcessor

  View on GitHub
  ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor
  ☆11Aug 23, 2017Updated 8 years ago
• sheldonucr / ee260_lab

  View on GitHub
  EE 260 Winter 2017: Advanced VLSI Design
  ☆70Dec 13, 2016Updated 9 years ago
• johnsolo15 / jquery-scheduler

  View on GitHub
  A day scheduler for use with jQuery
  ☆10Jun 15, 2018Updated 7 years ago
• johannesvollmer / id-vec

  View on GitHub
  Inserting elements into this map yields a persistent, type-safe Index to that new element.
  ☆13Oct 15, 2018Updated 7 years ago
• ncsu-eda / FreePDK3

  View on GitHub
  ☆207Aug 30, 2021Updated 4 years ago