cjhonlyone / NandFlashControllerLinks
AXI Interface Nand Flash Controller (Sync mode)
☆96Updated last year
Alternatives and similar repositories for NandFlashController
Users that are interested in NandFlashController are comparing it to the libraries listed below
Sorting:
- ☆76Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆43Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- ☆36Updated 10 years ago
- ☆68Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆111Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- Verilog UART☆178Updated 12 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆143Updated 4 years ago
- AHB3-Lite Interconnect☆90Updated last year