cjhonlyone / NandFlashControllerLinks
AXI Interface Nand Flash Controller (Sync mode)
☆93Updated 9 months ago
Alternatives and similar repositories for NandFlashController
Users that are interested in NandFlashController are comparing it to the libraries listed below
Sorting:
- ☆64Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆101Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆179Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- ☆70Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- NVMe Controller featuring Hardware Acceleration☆88Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- AXI总线连接器☆97Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆84Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago