cjhonlyone / NandFlashController
AXI Interface Nand Flash Controller (Sync mode)
☆91Updated 8 months ago
Alternatives and similar repositories for NandFlashController:
Users that are interested in NandFlashController are comparing it to the libraries listed below
- ☆57Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆85Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆75Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆40Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆115Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆95Updated last year
- AXI总线连接器☆97Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- 国产VU13P加速卡资料☆70Updated 3 weeks ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆118Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- DDR2 memory controller written in Verilog☆76Updated 13 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆49Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆173Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago