cjhonlyone / NandFlashController
AXI Interface Nand Flash Controller (Sync mode)
☆92Updated 8 months ago
Alternatives and similar repositories for NandFlashController:
Users that are interested in NandFlashController are comparing it to the libraries listed below
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆176Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- Interface Protocol in Verilog☆49Updated 5 years ago
- ☆59Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆120Updated last year
- Cortex M0 based SoC☆73Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆146Updated 2 months ago
- Gigabit Ethernet UDP communication driver☆75Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆124Updated last year
- 国产VU13P加速卡资料☆71Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆100Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AHB3-Lite Interconnect☆88Updated 11 months ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆86Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆134Updated 10 months ago
- ☆36Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- Verilog based BCH encoder/decoder☆119Updated 2 years ago