des-cei / artico3Links
ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing
☆12Updated last year
Alternatives and similar repositories for artico3
Users that are interested in artico3 are comparing it to the libraries listed below
Sorting:
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last week
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆28Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated 3 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆78Updated 11 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆37Updated 6 years ago
- Motion Estimation implementation by using Verilog HDL☆12Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆54Updated 8 years ago
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 5 months ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆135Updated 7 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- ☆87Updated last year