des-cei / artico3
ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing
☆10Updated 6 months ago
Alternatives and similar repositories for artico3:
Users that are interested in artico3 are comparing it to the libraries listed below
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆25Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆11Updated 2 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆72Updated 10 years ago
- ☆31Updated 5 years ago
- ☆63Updated 6 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆26Updated 5 years ago
- A list of our chiplet simulaters☆31Updated 3 years ago
- ☆14Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- An Open-Source Tool for CGRA Accelerators☆60Updated 2 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆11Updated 4 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year