des-cei / artico3Links
ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing
☆12Updated last year
Alternatives and similar repositories for artico3
Users that are interested in artico3 are comparing it to the libraries listed below
Sorting:
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- ☆12Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 2 weeks ago
- An integrated CGRA design framework☆91Updated 10 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- A list of our chiplet simulaters☆47Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆26Updated 7 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- Library of approximate arithmetic circuits☆61Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- ☆20Updated 8 months ago
- ☆46Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Updated 7 years ago
- ☆12Updated 9 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago