marlls1989 / ascend-freepdk45
A free standard cell library for SDDS-NCL circuits
☆27Updated 2 years ago
Alternatives and similar repositories for ascend-freepdk45:
Users that are interested in ascend-freepdk45 are comparing it to the libraries listed below
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SRAM☆22Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆24Updated 4 years ago
- ☆31Updated 3 months ago
- Introductory course into static timing analysis (STA).☆90Updated this week
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- An automatic clock gating utility☆47Updated last week
- A configurable SRAM generator☆47Updated 3 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆74Updated this week
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- ☆41Updated 7 months ago
- ☆40Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Open source process design kit for 28nm open process☆54Updated last year
- ☆43Updated last year
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago