marlls1989 / ascend-freepdk45Links
A free standard cell library for SDDS-NCL circuits
☆27Updated 2 years ago
Alternatives and similar repositories for ascend-freepdk45
Users that are interested in ascend-freepdk45 are comparing it to the libraries listed below
Sorting:
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- SRAM☆22Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- sram/rram/mram.. compiler☆37Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- A configurable SRAM generator☆53Updated last month
- ☆66Updated 2 years ago
- ☆43Updated 10 months ago
- Open source process design kit for 28nm open process☆60Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- ☆179Updated 4 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 5 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆28Updated 4 years ago
- ☆19Updated 11 years ago
- ☆44Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆34Updated 2 years ago
- ☆45Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated last week