☆20Apr 19, 2024Updated last year
Alternatives and similar repositories for ekv3model
Users that are interested in ekv3model are comparing it to the libraries listed below
Sorting:
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- Verilog-A simulation models☆93Updated this week
- An innovative Verilog-A compiler - reloaded☆38Updated this week
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 5 months ago
- ☆26Dec 4, 2025Updated 2 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆35Feb 14, 2026Updated 2 weeks ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- Nix flake for more up-to-date versions of EDA tools☆20Feb 20, 2026Updated last week
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 3 months ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Updated this week
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated 3 weeks ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Custom IC Creator Simulation tools☆22Dec 29, 2025Updated 2 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- BAG framework☆41Jul 24, 2024Updated last year
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Oct 22, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆51Apr 8, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- Generic Process Design Kit for Gdsfactory☆21May 9, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆21Mar 28, 2019Updated 6 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 12, 2026Updated 2 weeks ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆53Nov 26, 2015Updated 10 years ago
- Custom IC Design Platform☆46Updated this week
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- gnucap mirror (read only)☆31Feb 7, 2026Updated 3 weeks ago
- ☆26Apr 24, 2021Updated 4 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- A highly scalable architecture to start your digital product in clean way☆13Jan 29, 2024Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago