muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADCLinks
This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.
☆167Updated 7 months ago
Alternatives and similar repositories for Analog-Design-of-Asynchronous-SAR-ADC
Users that are interested in Analog-Design-of-Asynchronous-SAR-ADC are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆146Updated 3 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆196Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆29Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆30Updated last year
- ☆77Updated 2 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆90Updated 2 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆184Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- ☆81Updated 5 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆26Updated 7 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆51Updated 3 years ago
- RTL to GDS via Cadence Tools☆11Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- Advanced integrated circuits 2023☆30Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆22Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- ☆160Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago