NeuroFan / Algorithmic-SAR-ADC-simulation-files
HSPICE and MATLAB simulation files of a tracking SAR ADC
☆21Updated 6 months ago
Alternatives and similar repositories for Algorithmic-SAR-ADC-simulation-files:
Users that are interested in Algorithmic-SAR-ADC-simulation-files are comparing it to the libraries listed below
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆50Updated 6 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆29Updated 2 years ago
- Python library for SerDes modelling☆61Updated 6 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆23Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆38Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆61Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- Model SAR ADC with python!☆19Updated 2 years ago
- FIR implemention with Verilog☆45Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆43Updated 5 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆23Updated 6 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆40Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- All digital PLL☆26Updated 7 years ago
- ☆19Updated last year
- LMS sound filtering by Verilog☆39Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆49Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 10 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆47Updated last year