NeuroFan / Algorithmic-SAR-ADC-simulation-files
HSPICE and MATLAB simulation files of a tracking SAR ADC
☆24Updated 10 months ago
Alternatives and similar repositories for Algorithmic-SAR-ADC-simulation-files:
Users that are interested in Algorithmic-SAR-ADC-simulation-files are comparing it to the libraries listed below
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆60Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Python library for SerDes modelling☆69Updated 9 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆29Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Model SAR ADC with python!☆20Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆27Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- FIR implemention with Verilog☆47Updated 5 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆23Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 8 months ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆56Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆73Updated 3 months ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Verilog RTL Design☆36Updated 3 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆10Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year