NeuroFan / Algorithmic-SAR-ADC-simulation-files
HSPICE and MATLAB simulation files of a tracking SAR ADC
☆21Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for Algorithmic-SAR-ADC-simulation-files
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆46Updated 6 years ago
- A 10bit SAR ADC in Sky130☆19Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- Python library for SerDes modelling☆56Updated 3 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Model SAR ADC with python!☆18Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆63Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆43Updated 7 months ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆39Updated 2 years ago
- All digital PLL☆24Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago