NeuroFan / Algorithmic-SAR-ADC-simulation-filesLinks
HSPICE and MATLAB simulation files of a tracking SAR ADC
☆24Updated 11 months ago
Alternatives and similar repositories for Algorithmic-SAR-ADC-simulation-files
Users that are interested in Algorithmic-SAR-ADC-simulation-files are comparing it to the libraries listed below
Sorting:
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆29Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- Python library for SerDes modelling☆70Updated 11 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Model SAR ADC with python!☆20Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆26Updated 7 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆11Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- FIR implemention with Verilog☆48Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 5 months ago
- Verilog RTL Design☆40Updated 3 years ago