NeuroFan / Algorithmic-SAR-ADC-simulation-filesLinks
HSPICE and MATLAB simulation files of a tracking SAR ADC
☆24Updated 11 months ago
Alternatives and similar repositories for Algorithmic-SAR-ADC-simulation-files
Users that are interested in Algorithmic-SAR-ADC-simulation-files are comparing it to the libraries listed below
Sorting:
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆61Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆67Updated last year
- Python library for SerDes modelling☆69Updated 10 months ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆10Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆28Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆76Updated 4 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Model SAR ADC with python!☆20Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆50Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆161Updated 6 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆138Updated this week