muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontend
This project shows the design process of the main blocks of a typical RX frontend system.
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for RF-design-of-1.9-GHz-Rx-frontend
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- A 10bit SAR ADC in Sky130☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆28Updated last year
- ☆12Updated 2 years ago
- ☆16Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆10Updated 3 years ago
- Advanced integrated circuits 2023☆29Updated 9 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- ☆39Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆10Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- ☆19Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 5 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆54Updated 8 months ago
- Solve one design problem each day for a month☆38Updated last year
- ☆70Updated 2 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Circuit Automatic Characterization Engine☆45Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year