muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontendLinks
This project shows the design process of the main blocks of a typical RX frontend system.
☆23Updated 4 years ago
Alternatives and similar repositories for RF-design-of-1.9-GHz-Rx-frontend
Users that are interested in RF-design-of-1.9-GHz-Rx-frontend are comparing it to the libraries listed below
Sorting:
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated last month
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- Solve one design problem each day for a month☆43Updated 2 years ago
- ☆12Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Advanced integrated circuits 2023☆30Updated last year
- Files for Advanced Integrated Circuits☆29Updated last month
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆41Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated last year
- Circuit Automatic Characterization Engine☆50Updated 4 months ago
- Design of LDO using open source SKY130PDK☆11Updated 10 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago