muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontend
This project shows the design process of the main blocks of a typical RX frontend system.
☆23Updated 4 years ago
Alternatives and similar repositories for RF-design-of-1.9-GHz-Rx-frontend
Users that are interested in RF-design-of-1.9-GHz-Rx-frontend are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆16Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆12Updated 3 years ago
- Files for Advanced Integrated Circuits☆28Updated 2 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆16Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Advanced integrated circuits 2023☆30Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆11Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- Circuit Automatic Characterization Engine☆47Updated 3 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 10 months ago