muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontendLinks
This project shows the design process of the main blocks of a typical RX frontend system.
☆25Updated 5 years ago
Alternatives and similar repositories for RF-design-of-1.9-GHz-Rx-frontend
Users that are interested in RF-design-of-1.9-GHz-Rx-frontend are comparing it to the libraries listed below
Sorting:
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆21Updated 8 months ago
- A 10bit SAR ADC in Sky130☆27Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- ☆17Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆11Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆83Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- ☆42Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆38Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- ☆13Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆111Updated last month
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆21Updated last year