muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontend
This project shows the design process of the main blocks of a typical RX frontend system.
☆23Updated 4 years ago
Alternatives and similar repositories for RF-design-of-1.9-GHz-Rx-frontend:
Users that are interested in RF-design-of-1.9-GHz-Rx-frontend are comparing it to the libraries listed below
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- ☆16Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆15Updated 5 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- Advanced integrated circuits 2023☆30Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 10 months ago
- ☆40Updated 3 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- ☆76Updated 3 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆40Updated 3 years ago
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year