Simulink model for noise shaping SAR ADC
☆13Mar 17, 2020Updated 6 years ago
Alternatives and similar repositories for Noise-Shaping-SAR-ADC
Users that are interested in Noise-Shaping-SAR-ADC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆15Jan 10, 2026Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 2 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆28Jun 29, 2024Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆211Nov 13, 2024Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Apr 14, 2026Updated 3 weeks ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆15Nov 4, 2025Updated 6 months ago
- ☆14May 11, 2022Updated 4 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- 北京航空航天大学学位论文数据库，调整论文阅读清晰度，下载论文 PDF。☆13Dec 27, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆15Dec 25, 2023Updated 2 years ago
- ☆78Jul 3, 2024Updated last year
- 本项目集成了全网优秀的攻防工具项目，包含自动化利用，子域名、敏感目录、端口等扫描，各大中间件，cms漏洞利用工具以及应急响应等资料。☆13May 22, 2022Updated 3 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- Allows decoding of some 433MHz wireless temperature and humidity sensors☆21Mar 8, 2023Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 7 years ago
- GeoIP数据库包含了全球范围的IP地址段和相应的地理位置数据，如国家、地区、城市、经纬度等。通过查询IP地址，可以获取与之相关的地理位置信息。数据来源于：maxmind.com☆14May 4, 2026Updated last week
- HFSS GUI based on IronPython and .NET☆17May 30, 2020Updated 5 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated last month
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 2 months ago
- Gm over Id methodology☆38Jun 8, 2022Updated 3 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago