tiemingsun / Noise-Shaping-SAR-ADCLinks
Simulink model for noise shaping SAR ADC
☆10Updated 5 years ago
Alternatives and similar repositories for Noise-Shaping-SAR-ADC
Users that are interested in Noise-Shaping-SAR-ADC are comparing it to the libraries listed below
Sorting:
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated 11 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆208Updated 3 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆73Updated this week
- Python library for SerDes modelling☆73Updated last year
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- DOULOS Easier UVM Code Generator☆34Updated 8 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆169Updated 9 months ago
- Open Source PHY v2☆29Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Model SAR ADC with python!☆21Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago