tiemingsun / Noise-Shaping-SAR-ADCLinks
Simulink model for noise shaping SAR ADC
☆12Updated 5 years ago
Alternatives and similar repositories for Noise-Shaping-SAR-ADC
Users that are interested in Noise-Shaping-SAR-ADC are comparing it to the libraries listed below
Sorting:
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆38Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- A 10bit SAR ADC in Sky130☆27Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated last week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Python library for SerDes modelling☆79Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Model SAR ADC with python!☆22Updated 3 years ago
- Read Spectre PSF files☆70Updated last month
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆187Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- LAYout with Gridded Objects☆31Updated 5 years ago
- All Digital Phase-Locked Loop (ADPLL)☆25Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆84Updated 5 months ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆13Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Synopsys License patcher☆37Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Updated 6 years ago