tiemingsun / Noise-Shaping-SAR-ADC
Simulink model for noise shaping SAR ADC
☆9Updated 5 years ago
Alternatives and similar repositories for Noise-Shaping-SAR-ADC:
Users that are interested in Noise-Shaping-SAR-ADC are comparing it to the libraries listed below
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Python library for SerDes modelling☆68Updated 9 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆13Updated 7 months ago
- ☆16Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Model SAR ADC with python!☆20Updated 2 years ago
- All digital PLL☆28Updated 7 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 9 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆51Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 6 years ago
- ☆40Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- DOULOS Easier UVM Code Generator☆33Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago