muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.
☆63Updated last year
Alternatives and similar repositories for Analog-Design-of-1.9-GHz-PLL-system:
Users that are interested in Analog-Design-of-1.9-GHz-PLL-system are comparing it to the libraries listed below
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆148Updated 3 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated 11 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆120Updated this week
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆41Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆43Updated 4 years ago
- Advanced integrated circuits 2023☆30Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆74Updated last month
- A python3 gm/ID starter kit☆46Updated 5 months ago
- Read Spectre PSF files☆56Updated this week
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆20Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆148Updated 3 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆12Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆57Updated 3 months ago
- ☆11Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- ☆40Updated 3 years ago