☆11Apr 25, 2020Updated 5 years ago
Alternatives and similar repositories for Wireline-Statistical-Analysis
Users that are interested in Wireline-Statistical-Analysis are comparing it to the libraries listed below
Sorting:
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 5 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Python library for SerDes modelling☆84Jul 18, 2024Updated last year
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆17May 25, 2024Updated last year
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Jun 10, 2022Updated 3 years ago
- ☆25Jul 2, 2024Updated last year
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated 2 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆125Mar 12, 2026Updated last week
- WebSVF : Online Learning and Teaching Platform for Code Analysis based on SVF☆18Jan 29, 2026Updated last month
- StatOpt Tool in Python☆16Nov 7, 2023Updated 2 years ago
- Python implementation of COM, as per IEEE 802.3-22 Annex 93A.☆17Mar 4, 2026Updated 2 weeks ago
- Paradox Game data file parser☆12Aug 7, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- 用AI从0开始制作“研究生模拟器”小游戏☆42Feb 27, 2026Updated 2 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- The reposity is created to export posts on Shuiyuan Forum as markdown documents.☆17Jul 20, 2025Updated 7 months ago
- ☆22Mar 13, 2026Updated last week
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Wayland-compatible automation for remote streaming using a dummy plug on Linux☆32Feb 21, 2026Updated 3 weeks ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- 存档车祸警示录发布的所有下架影片☆13Updated this week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- ☆12Jul 15, 2016Updated 9 years ago
- FastImp is a wideband impedance extraction program for 3D geometries☆13Nov 6, 2017Updated 8 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- A mine sweeper implementation for the flipper zero.☆13Mar 5, 2026Updated 2 weeks ago
- The performance of turbo equalizers in both ISI channel and multipath fading channel is evaluated☆11Nov 24, 2020Updated 5 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- ☆12Aug 25, 2017Updated 8 years ago
- Automatically exported from code.google.com/p/transducersaurus☆11Apr 1, 2015Updated 10 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆11Aug 19, 2023Updated 2 years ago
- A minimal GNU Octave package.☆13Mar 10, 2026Updated last week