rhovector / Cadence_Virtuoso_180nm_Projects
Schematic, Layout Design & Simulation in 180nm Technology
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Cadence_Virtuoso_180nm_Projects
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆15Updated 5 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- A collection of Opal Kelly provided design resources☆15Updated last month
- ☆29Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- Hardware and Software Co-design implementations☆12Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆28Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- Framework Open EDA Gui☆60Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆21Updated 6 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated last year