Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.
☆33Aug 31, 2023Updated 2 years ago
Alternatives and similar repositories for Analog-IC-Design
Users that are interested in Analog-IC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Solve one design problem each day for a month☆51Feb 3, 2023Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆88Jun 12, 2023Updated 2 years ago
- ☆27Jan 31, 2021Updated 5 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆102Nov 30, 2025Updated 5 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- 12.5 MHz - 6400 MHz (LMX2572) or even up to 20 GHz (LMX2595) generator board with int./ext. reference.☆17Jan 1, 2022Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- awesome-Analog-IC-Design-Automation☆55Apr 19, 2023Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆213May 17, 2026Updated last week
- ☆11Apr 3, 2024Updated 2 years ago
- ☆93Jan 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 东南大学研究生一年级集成电路学院期末考试复习资料☆18Dec 24, 2023Updated 2 years ago
- A collection of commonly asked RTL design interview questions☆47May 2, 2017Updated 9 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆69May 3, 2026Updated 3 weeks ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 9 months ago
- 一些关于模拟集成电路设计的相关学习文档☆34Mar 3, 2023Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆188Aug 8, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆213Oct 6, 2025Updated 7 months ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆24Mar 25, 2026Updated 2 months ago
- ☆15Sep 24, 2023Updated 2 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- 本仓库搜集了东南大学网络空间安全专业的研究生各科期末试卷☆16Jan 10, 2022Updated 4 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆79Jul 3, 2024Updated last year
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- All Digital Phase-Locked Loop (ADPLL)☆33Jan 16, 2024Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆91Mar 19, 2026Updated 2 months ago