C-Aniruddh / 8bit_sar_adcLinks
Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC
☆26Updated 7 years ago
Alternatives and similar repositories for 8bit_sar_adc
Users that are interested in 8bit_sar_adc are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆49Updated last week
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆173Updated 9 months ago
- ☆36Updated 10 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆66Updated last year
- I2C controller core☆47Updated 2 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- I2C Master and Slave☆38Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago