UAH-IC-Design-Team / sky130-10-bit-SAR-ADCLinks
A 10bit SAR ADC in Sky130
☆25Updated 2 years ago
Alternatives and similar repositories for sky130-10-bit-SAR-ADC
Users that are interested in sky130-10-bit-SAR-ADC are comparing it to the libraries listed below
Sorting:
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- ☆12Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆41Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆29Updated 6 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆12Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- ☆81Updated 5 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Circuit Automatic Characterization Engine☆50Updated 4 months ago
- ☆11Updated 4 years ago
- A python3 gm/ID starter kit☆49Updated 9 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Home of the open-source EDA course.☆42Updated 2 weeks ago