UAH-IC-Design-Team / sky130-10-bit-SAR-ADCLinks
A 10bit SAR ADC in Sky130
☆25Updated 2 years ago
Alternatives and similar repositories for sky130-10-bit-SAR-ADC
Users that are interested in sky130-10-bit-SAR-ADC are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆33Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆76Updated 2 years ago
- ☆14Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆35Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 7 months ago
- ☆83Updated 9 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- Skywaters 130nm Klayout PDK☆27Updated 9 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆25Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆102Updated 6 months ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆106Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- Solve one design problem each day for a month☆48Updated 2 years ago
- SRAM☆22Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago