UAH-IC-Design-Team / sky130-10-bit-SAR-ADCLinks
A 10bit SAR ADC in Sky130
☆25Updated 2 years ago
Alternatives and similar repositories for sky130-10-bit-SAR-ADC
Users that are interested in sky130-10-bit-SAR-ADC are comparing it to the libraries listed below
Sorting:
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- ☆42Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆96Updated 4 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- ☆84Updated 7 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆32Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆68Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆172Updated 9 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- Skywaters 130nm Klayout PDK☆26Updated 7 months ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆163Updated 3 weeks ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆158Updated 3 weeks ago