UAH-IC-Design-Team / sky130-10-bit-SAR-ADC
A 10bit SAR ADC in Sky130
☆22Updated 2 years ago
Alternatives and similar repositories for sky130-10-bit-SAR-ADC:
Users that are interested in sky130-10-bit-SAR-ADC are comparing it to the libraries listed below
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- ☆40Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆66Updated last year
- ☆12Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- ☆11Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 9 months ago
- ☆16Updated 2 years ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆74Updated 2 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- A python3 gm/ID starter kit☆47Updated 6 months ago