UAH-IC-Design-Team / sky130-10-bit-SAR-ADCLinks
A 10bit SAR ADC in Sky130
☆25Updated 2 years ago
Alternatives and similar repositories for sky130-10-bit-SAR-ADC
Users that are interested in sky130-10-bit-SAR-ADC are comparing it to the libraries listed below
Sorting:
- ☆14Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆35Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆80Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- ☆43Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Skywaters 130nm Klayout PDK☆28Updated 9 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 7 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- ☆83Updated 10 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆183Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆106Updated 6 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆25Updated 6 years ago