A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the front-end Gm-cell and a mixed-signal simulation w/ Ngspice.
☆17Sep 4, 2026Updated 2 months ago
Alternatives and similar repositories for SKY130_CT-DSM
Users that are interested in SKY130_CT-DSM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 3 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- A simple 5-transistor OTA.☆12Jun 27, 2025Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆34Jul 30, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆14Apr 19, 2022Updated 4 years ago
- 9-bit SAR in skywater 130 nm☆21Jan 15, 2025Updated last year
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆203Aug 8, 2025Updated last year
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Agent skills for analog circuit symbol and schematic drawing in virtuoso, including drawing procedures, geometry checks and SVG examples.☆22Oct 22, 2026Updated 2 weeks ago
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆36Mar 13, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PLL Designs on Skywater 130nm MPW☆26Dec 3, 2023Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆26Jan 20, 2021Updated 5 years ago
- ☆12Jul 13, 2025Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 9 months ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588]☆15Apr 27, 2026Updated 6 months ago
- Model SAR ADC with python!☆23Jul 8, 2022Updated 4 years ago
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆57Updated this week
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆37May 28, 2021Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆83Oct 16, 2026Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆34Jun 5, 2024Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆34May 30, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- ☆20Aug 20, 2025Updated last year
- gm/Id design toolkit: lookup tables, design charts, and automated multicorner sizing of analog circuits☆168Sep 22, 2026Updated last month
- Generic Process Design Kit for Gdsfactory☆22May 9, 2024Updated 2 years ago
- All Digital Phase-Locked Loop (ADPLL)☆46Sep 19, 2026Updated last month